Home
last modified time | relevance | path

Searched refs:MAX_PIPES (Results 1 – 25 of 52) sorted by relevance

123

/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Dcore_types.h245 struct mem_input *mis[MAX_PIPES];
246 struct hubp *hubps[MAX_PIPES];
247 struct input_pixel_processor *ipps[MAX_PIPES];
248 struct transform *transforms[MAX_PIPES];
249 struct dpp *dpps[MAX_PIPES];
250 struct output_pixel_processor *opps[MAX_PIPES];
251 struct timing_generator *timing_generators[MAX_PIPES];
252 struct stream_encoder *stream_enc[MAX_PIPES * 2];
257 struct dce_aux *engines[MAX_PIPES];
258 struct dce_i2c_hw *hw_i2cs[MAX_PIPES];
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h869 bool pg_pipe_res_update[PG_HW_PIPE_RESOURCES_NUM_ELEMENT][MAX_PIPES];
1183 uint32_t dml21_force_pstate_method_values[MAX_PIPES];
1200 uint32_t acpi_transition_bitmasks[MAX_PIPES];
1821 …bool pipes_to_unlock_first[MAX_PIPES]; /* Any of the pipes indicated here should be unlocked first…
1882 struct dcn_hubp_reg_state *hubp_reg_state[MAX_PIPES];
1883 struct dcn_dpp_reg_state *dpp_reg_state[MAX_PIPES];
1884 struct dcn_mpc_reg_state *mpc_reg_state[MAX_PIPES];
1885 struct dcn_opp_reg_state *opp_reg_state[MAX_PIPES];
1886 struct dcn_dsc_reg_state *dsc_reg_state[MAX_PIPES];
1887 struct dcn_optc_reg_state *optc_reg_state[MAX_PIPES];
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
H A Ddcn20_dccg.h134 type OTG_ADD_PIXEL[MAX_PIPES];\
135 type OTG_DROP_PIXEL[MAX_PIPES];\
171 type DTBCLK_DTO_ENABLE[MAX_PIPES];\
172 type DTBCLKDTO_ENABLE_STATUS[MAX_PIPES];\
173 type PIPE_DTO_SRC_SEL[MAX_PIPES];\
174 type DTBCLK_DTO_DIV[MAX_PIPES];\
363 type DP_DTO_ENABLE[MAX_PIPES];
390 uint32_t OTG_PIXEL_RATE_CNTL[MAX_PIPES]; \
397 uint32_t DTBCLK_DTO_MODULO[MAX_PIPES]; \
398 uint32_t DTBCLK_DTO_PHASE[MAX_PIPES]; \
[all …]
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dhw_shared.h45 #define MAX_PIPES 6 macro
46 #define MAX_PHANTOM_PIPES (MAX_PIPES / 2)
96 struct pipe_topology_line pipe_log_lines[MAX_PIPES];
H A Dpg_cntl.h35 bool pg_pipe_res_enable[PG_HW_PIPE_RESOURCES_NUM_ELEMENT][MAX_PIPES];
H A Ddccg.h196 int pipe_dppclk_khz[MAX_PIPES];
198 bool dpp_clock_gated[MAX_PIPES];
/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c141 if (dsc_inst < MAX_PIPES) in pg_cntl35_dsc_pg_control()
232 if (hubp_dpp_inst < MAX_PIPES) { in pg_cntl35_hubp_dpp_pg_control()
353 if (mpcc_inst < MAX_PIPES) in pg_cntl35_mpcc_pg_control()
363 if (opp_inst < MAX_PIPES) in pg_cntl35_opp_pg_control()
373 if (optc_inst < MAX_PIPES) in pg_cntl35_optc_pg_control()
561 memset(base->pg_pipe_res_enable, 0, PG_HW_PIPE_RESOURCES_NUM_ELEMENT * MAX_PIPES * sizeof(bool)); in pg_cntl35_create()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_stream.c266 for (i = 0; i < MAX_PIPES; i++) { in program_cursor_attributes()
413 for (i = 0; i < MAX_PIPES; i++) { in program_cursor_position()
715 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_get_vblank_counter()
745 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_send_dp_sdp()
783 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_get_scanoutpos()
810 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_dmdata_status_done()
816 if (i == MAX_PIPES) in dc_stream_dmdata_status_done()
840 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_set_dynamic_metadata()
846 if (i == MAX_PIPES) in dc_stream_set_dynamic_metadata()
882 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_get_pipe_ctx()
H A Ddc.c431 for (i = 0; i < MAX_PIPES; i++) { in set_long_vtotal()
495 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_adjust_vmin_vmax()
537 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_get_last_used_drr_vtotal()
603 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_forward_crc_window()
610 if (i == MAX_PIPES) in dc_stream_forward_crc_window()
669 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_forward_multiple_crc_window()
676 if (i == MAX_PIPES) in dc_stream_forward_multiple_crc_window()
794 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_get_crc()
800 if (i == MAX_PIPES) in dc_stream_get_crc()
820 for (i = 0; i < MAX_PIPES; i++) { in dc_stream_set_dyn_expansion()
[all …]
H A Ddc_resource.c107 if (current_snapshot->line_count >= MAX_PIPES) in capture_pipe_topology_data()
737 for (i = 0; i < MAX_PIPES; i++) { in resource_find_used_clk_src_for_sharing()
1454 struct pipe_ctx *opp_heads[MAX_PIPES]; in resource_build_test_pattern_params()
1746 for (i = 0; i < MAX_PIPES; i++) { in resource_build_scaling_params_for_context()
2000 for (i = 0; i < MAX_PIPES; i++) { in resource_get_otg_master_for_stream()
2010 struct pipe_ctx *opp_heads[MAX_PIPES]) in resource_get_opp_heads_for_otg_master() argument
2026 ASSERT(i < MAX_PIPES); in resource_get_opp_heads_for_otg_master()
2035 struct pipe_ctx *dpp_pipes[MAX_PIPES]) in resource_get_dpp_pipes_for_opp_head() argument
2045 ASSERT(i < MAX_PIPES); in resource_get_dpp_pipes_for_opp_head()
2054 struct pipe_ctx *dpp_pipes[MAX_PIPES]) in resource_get_dpp_pipes_for_plane() argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_panel_replay.c59 for (int i = 0; i < MAX_PIPES; i++) { in dp_pr_set_static_screen_param()
127 for (i = 0; i < MAX_PIPES; i++) { in dp_setup_panel_replay()
218 for (unsigned int i = 0; i < MAX_PIPES; i++) { in dp_pr_get_panel_inst()
285 for (unsigned int i = 0; i < MAX_PIPES; i++) { in dp_pr_copy_settings()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c514 struct pipe_ctx *pipe_ctx_list[MAX_PIPES]; in dcn32_auto_dpm_test_log()
517 for (int i = 0; i < MAX_PIPES; i++) { in dcn32_auto_dpm_test_log()
564 uint32_t pix_clk_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
565 int p_state_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
566 int disp_src_width_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
567 int disp_src_height_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
568 uint64_t disp_src_refresh_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
569 bool is_scaled_list[MAX_PIPES] = {0}; in dcn32_auto_dpm_test_log()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_mst_types.c998 bool bpp_increased[MAX_PIPES]; in increase_dsc_bpp()
999 int initial_slack[MAX_PIPES]; in increase_dsc_bpp()
1101 bool tried[MAX_PIPES]; in try_disable_dsc()
1102 int kbps_increase[MAX_PIPES]; in try_disable_dsc()
1194 struct dsc_mst_fairness_params params[MAX_PIPES]; in compute_mst_dsc_configs_for_link()
1357 struct amdgpu_dm_connector *stream_on_link[MAX_PIPES]; in is_dsc_need_re_compute()
1373 for (i = 0; i < MAX_PIPES; i++) in is_dsc_need_re_compute()
1488 bool computed_streams[MAX_PIPES]; in compute_mst_dsc_configs_for_state()
1558 bool computed_streams[MAX_PIPES]; in pre_compute_mst_dsc_configs_for_state()
H A Damdgpu_dm_debugfs.c1300 for (i = 0; i < MAX_PIPES; i++) { in odm_combine_segments_show()
1576 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_clock_en_read()
1678 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_clock_en_write()
1762 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_slice_width_read()
1862 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_slice_width_write()
1946 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_slice_height_read()
2046 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_slice_height_write()
2126 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_bits_per_pixel_read()
2223 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_bits_per_pixel_write()
2301 for (i = 0; i < MAX_PIPES; i++) { in dp_dsc_pic_width_read()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_resource.c40 for (i = 0; i < MAX_PIPES; i++) { in link_get_cur_link_res()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c418 struct pipe_ctx *pipe_ctx_list[MAX_PIPES]; in dcn401_auto_dpm_test_log()
421 for (int i = 0; i < MAX_PIPES; i++) { in dcn401_auto_dpm_test_log()
466 uint32_t pix_clk_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
467 int p_state_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
468 int disp_src_width_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
469 int disp_src_height_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
470 uint64_t disp_src_refresh_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
471 bool is_scaled_list[MAX_PIPES] = {0}; in dcn401_auto_dpm_test_log()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddmub_replay.c14 #define MAX_PIPES 6 macro
128 for (i = 0; i < MAX_PIPES; i++) { in dmub_replay_copy_settings()
H A Ddmub_psr.c34 #define MAX_PIPES 6 macro
305 for (i = 0; i < MAX_PIPES; i++) { in dmub_psr_copy_settings()
H A Ddce_clk_mgr.c189 for (i = 0; i < MAX_PIPES; i++) { in get_max_pixel_clock_for_all_paths()
510 for (k = 0; k < MAX_PIPES; k++) in dce110_fill_display_configs()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c723 struct pipe_ctx *opp_heads[MAX_PIPES], in enable_stream_timing_calc() argument
766 int opp_inst[MAX_PIPES] = {0}; in dcn401_enable_stream_timing()
767 struct pipe_ctx *opp_heads[MAX_PIPES] = {0}; in dcn401_enable_stream_timing()
1026 for (i = 0; i < MAX_PIPES; i++) { in disable_link_output_symclk_on_tx_off()
1535 struct pipe_ctx *old_opp_heads[MAX_PIPES]; in update_dsc_for_odm_change()
1571 struct pipe_ctx *opp_heads[MAX_PIPES]; in dcn401_update_odm()
1572 int opp_inst[MAX_PIPES] = {0}; in dcn401_update_odm()
1618 struct pipe_ctx *old_opp_heads[MAX_PIPES]; in dcn401_add_dsc_sequence_for_odm_change()
1708 struct pipe_ctx *opp_heads[MAX_PIPES]; in dcn401_update_odm_sequence()
1709 int opp_inst[MAX_PIPES] = {0}; in dcn401_update_odm_sequence()
[all …]
/linux/drivers/net/ipa/
H A Dipa_reg.h264 MAX_PIPES, enumerator
/linux/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.c216 if (pipe_offset >= MAX_PIPES) in dce110_vblank_set()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource_helpers.c316 uint8_t pipe_plane_count, stream_segments, plane_segments, pipe_segments[MAX_PIPES] = {0}; in dcn32_determine_det_override()
317 uint8_t pipe_counted[MAX_PIPES] = {0}; in dcn32_determine_det_override()
/linux/drivers/net/ipa/reg/
H A Dipa_reg-v3.5.1.c133 [MAX_PIPES] = GENMASK(3, 0),
H A Dipa_reg-v4.2.c177 [MAX_PIPES] = GENMASK(3, 0),

123