Home
last modified time | relevance | path

Searched refs:Lanes (Results 1 – 8 of 8) sorted by relevance

/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1028a-kontron-sl28-var1.dts20 model = "Kontron SMARC-sAL28 (4 Lanes)";
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra124-xusb-padctl.txt62 Note that not all of these properties are valid for all lanes. Lanes can be
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h292 unsigned int Lanes,
H A Ddisplay_mode_vba_util_32.c1575 unsigned int Lanes, in dml32_TruncToValidBPP() argument
1632 MaxLinkBPP = LinkBitRate * Lanes / PixelClock * 128 / 132 * 383 / 384 * 65536 / 65540; in dml32_TruncToValidBPP()
1634 MaxLinkBPP = LinkBitRate / 10 * 8 * Lanes / PixelClock * (1 - 2.4 / 100); in dml32_TruncToValidBPP()
1636 MaxLinkBPP = LinkBitRate / 10 * 8 * Lanes / PixelClock; in dml32_TruncToValidBPP()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c3582 int Lanes, argument
3631 MaxLinkBPP = LinkBitRate / 10 * 8 * Lanes / PixelClock * (1 - 2.4 / 100);
3633 MaxLinkBPP = LinkBitRate / 10 * 8 * Lanes / PixelClock;
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core.c375 dml_uint_t Lanes,
2707 dml_uint_t Lanes, in TruncToValidBPP() argument
2764 MaxLinkBPP = LinkBitRate * Lanes / PixelClock * 128.0 / 132.0 * 383.0 / 384.0 * 65536.0 / 65540.0; in TruncToValidBPP()
2766 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock * (1 - 2.4 / 100); in TruncToValidBPP()
2768 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock; in TruncToValidBPP()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_shared.c118 unsigned int Lanes,
3959 unsigned int Lanes, in TruncToValidBPP() argument
4016 MaxLinkBPP = LinkBitRate * Lanes / PixelClock * 128.0 / 132.0 * 383.0 / 384.0 * 65536.0 / 65540.0; in TruncToValidBPP()
4018 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock * (1 - 2.4 / 100); in TruncToValidBPP()
4020 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock; in TruncToValidBPP()
H A Ddml2_core_dcn4_calcs.c1304 unsigned int Lanes, in TruncToValidBPP() argument
1361 MaxLinkBPP = LinkBitRate * Lanes / PixelClock * 128.0 / 132.0 * 383.0 / 384.0 * 65536.0 / 65540.0; in TruncToValidBPP()
1363 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock * (1 - 2.4 / 100); in TruncToValidBPP()
1365 MaxLinkBPP = LinkBitRate / 10.0 * 8.0 * Lanes / PixelClock; in TruncToValidBPP()