Searched refs:LSC_CHICKEN_BIT_0 (Results 1 – 3 of 3) sorted by relevance
| /linux/drivers/gpu/drm/xe/ |
| H A D | xe_wa.c | 386 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, DISABLE_D8_D16_COASLESCE))
403 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, FORCE_1_SUB_MESSAGE_PER_FRAGMENT))
453 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, DISABLE_D8_D16_COASLESCE))
494 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, SEQUENTIAL_ACCESS_UPGRADE_DISABLE))
561 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, SEQUENTIAL_ACCESS_UPGRADE_DISABLE))
583 XE_RTP_ACTIONS(SET(LSC_CHICKEN_BIT_0, WR_REQ_CHAINING_DIS))
|
| /linux/drivers/gpu/drm/xe/regs/ |
| H A D | xe_gt_regs.h | 542 #define LSC_CHICKEN_BIT_0 XE_REG_MCR(0xe7c8) macro
|
| /linux/drivers/gpu/drm/i915/gt/ |
| H A D | intel_workarounds.c | 2842 wa_mcr_write_or(wal, LSC_CHICKEN_BIT_0, DISABLE_D8_D16_COASLESCE); in general_render_compute_wa_init()
2869 wa_mcr_write_or(wal, LSC_CHICKEN_BIT_0, in general_render_compute_wa_init()
|