Searched refs:JZ4780_CLK_MPLL (Results 1 – 3 of 3) sorted by relevance
| /linux/drivers/clk/ingenic/ |
| H A D | jz4780-cgu.c | 298 [JZ4780_CLK_MPLL] = {
337 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
366 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
374 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
398 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
405 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
427 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
435 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
443 .parents = { -1, JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL, -1 },
470 .parents = { JZ4780_CLK_SCLKA, JZ4780_CLK_MPLL,
[all …]
|
| /linux/include/dt-bindings/clock/ |
| H A D | ingenic,jz4780-cgu.h | 18 #define JZ4780_CLK_MPLL 3 macro
|
| /linux/arch/mips/boot/dts/ingenic/ |
| H A D | ci20.dts | 173 <&cgu JZ4780_CLK_MPLL>,
175 <0>, <&cgu JZ4780_CLK_MPLL>;
|