Home
last modified time | relevance | path

Searched refs:IS_DISPLAY_VER (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_device.h148 #define HAS_CUR_FBC(__display) (!HAS_GMCH(__display) && IS_DISPLAY_VER(__display, 7, 13))
173 #define HAS_LSPCON(__display) (IS_DISPLAY_VER(__display, 9, 10))
227 #define IS_DISPLAY_VER(__display, from, until) \ macro
H A Dintel_display_debugfs.c752 if (DISPLAY_VER(i915) >= 13 || IS_DISPLAY_VER(i915, 9, 10)) { in i915_lpsp_status()
754 } else if (IS_DISPLAY_VER(i915, 11, 12)) { in i915_lpsp_status()
949 else if (IS_DISPLAY_VER(i915, 9, 10)) in i915_lpsp_capability_show()
H A Dintel_vrr.c289 if (IS_DISPLAY_VER(display, 12, 13)) in intel_vrr_set_transcoder_timings()
H A Dintel_fbc.c907 if (IS_DISPLAY_VER(display, 11, 12)) in intel_fbc_program_workarounds()
1342 if (IS_DISPLAY_VER(display, 12, 14) && crtc_state->has_sel_update && in intel_fbc_check_plane()
1349 if ((IS_DISPLAY_VER(display, 12, 13) || in intel_fbc_check_plane()
H A Dintel_psr.c1458 } else if (IS_DISPLAY_VER(display, 12, 14)) { in intel_psr2_config_valid()
1462 } else if (IS_DISPLAY_VER(display, 10, 11)) { in intel_psr2_config_valid()
1801 if (IS_DISPLAY_VER(display, 11, 14) && crtc_state->wm_level_disabled) in wm_optimization_wa()
1871 if (IS_DISPLAY_VER(display, 9, 10)) in intel_psr_enable_source()
H A Dintel_display_device.c1765 if (IS_DISPLAY_VER(display, 7, 8) && HAS_PCH_SPLIT(i915)) { in __intel_display_device_info_runtime_init()
1830 if (IS_DISPLAY_VER(display, 10, 12) && in __intel_display_device_info_runtime_init()
H A Dintel_pps.c1000 if (IS_DISPLAY_VER(display, 13, 14)) in intel_pps_on_unlocked()
1014 if (IS_DISPLAY_VER(display, 13, 14)) in intel_pps_on_unlocked()
H A Dintel_display_irq.c285 return IS_DISPLAY_VER(display, 3, 4) && IS_MOBILE(i915); in i915_has_legacy_blc_interrupt()
1859 if (IS_DISPLAY_VER(dev_priv, 11, 13)) { in gen8_de_irq_postinstall()
H A Dintel_modeset_setup.c943 if (IS_DISPLAY_VER(i915, 10, 12)) in intel_early_display_was()
H A Dintel_crt.c384 else if (IS_DISPLAY_VER(display, 3, 4)) in intel_crt_mode_valid()
H A Dintel_bw.c1464 if (intel_has_sagv(i915) && IS_DISPLAY_VER(i915, 11, 13)) in intel_bw_init()
H A Dintel_fb.c546 if (!IS_DISPLAY_VER(i915, md->display_ver.from, md->display_ver.until)) in plane_has_modifier()
H A Dintel_ddi.c586 if (IS_DISPLAY_VER(dev_priv, 8, 10) && in intel_ddi_transcoder_func_reg_val_get()
675 if (IS_DISPLAY_VER(dev_priv, 8, 10)) in intel_ddi_disable_transcoder_func()
H A Dskl_universal_plane.c2671 plane->need_async_flip_toggle_wa = IS_DISPLAY_VER(dev_priv, 9, 10); in skl_universal_plane_create()
H A Dintel_hdmi.c535 if (!(IS_DISPLAY_VER(display, 13, 14) && crtc_state->has_psr && in hsw_write_infoframe()
H A Dintel_bios.c1227 if (!IS_DISPLAY_VER(display, 3, 7)) { in parse_sdvo_device_mapping()
H A Dskl_watermark.c1394 return IS_DISPLAY_VER(display, 13, 20) && in use_minimal_wm0_only()