Searched refs:INTEL_CX0_LANE0 (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_cx0_phy.c | 34 #define INTEL_CX0_LANE0 BIT(0) macro
36 #define INTEL_CX0_BOTH_LANES (INTEL_CX0_LANE1 | INTEL_CX0_LANE0)
77 ? INTEL_CX0_BOTH_LANES : INTEL_CX0_LANE0; in intel_cx0_get_owned_lane_mask()
519 u8 lane_mask = lane == 0 ? INTEL_CX0_LANE0 : INTEL_CX0_LANE1; in intel_cx0_phy_set_signal_levels()
2242 u8 lane = INTEL_CX0_LANE0; in intel_c10pll_readout_hw_state()
2256 cx0pll_state->lane_count = intel_readout_lane_count(encoder, INTEL_CX0_LANE0, in intel_c10pll_readout_hw_state()
2287 intel_cx0_write(encoder, INTEL_CX0_LANE0, PHY_C10_VDR_PLL(i), in intel_c10_pll_program()
2291 intel_cx0_write(encoder, INTEL_CX0_LANE0, PHY_C10_VDR_CMN(0), pll_state->cmn, MB_WRITE_COMMITTED); in intel_c10_pll_program()
2292 intel_cx0_write(encoder, INTEL_CX0_LANE0, PHY_C10_VDR_TX(0), pll_state->tx, MB_WRITE_COMMITTED); in intel_c10_pll_program()
2299 intel_c10_msgbus_access_commit(encoder, INTEL_CX0_LANE0, true); in intel_c10_pll_program()
[all …]
|