Searched refs:GCC_GPLL0 (Results 1 – 25 of 29) sorted by relevance
12
/linux/include/dt-bindings/clock/ |
H A D | qcom,qdu1000-gcc.h | 10 #define GCC_GPLL0 0 macro
|
H A D | qcom,sar2130p-gcc.h | 10 #define GCC_GPLL0 0 macro
|
H A D | qcom,sm4450-gcc.h | 34 #define GCC_GPLL0 24 macro
|
H A D | qcom,gcc-sc7280.h | 10 #define GCC_GPLL0 0 macro
|
H A D | qcom,sm8550-gcc.h | 35 #define GCC_GPLL0 24 macro
|
H A D | qcom,qcs8300-gcc.h | 10 #define GCC_GPLL0 0 macro
|
H A D | qcom,gcc-sm8450.h | 50 #define GCC_GPLL0 38 macro
|
H A D | qcom,sm8650-gcc.h | 34 #define GCC_GPLL0 23 macro
|
H A D | qcom,gcc-sm8350.h | 47 #define GCC_GPLL0 35 macro
|
H A D | qcom,sa8775p-gcc.h | 11 #define GCC_GPLL0 0 macro
|
H A D | qcom,gcc-sc8280xp.h | 11 #define GCC_GPLL0 0 macro
|
H A D | qcom,x1e80100-gcc.h | 56 #define GCC_GPLL0 46 macro
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sm4450.dtsi | 601 clocks = <&bi_tcxo_div2>, <&gcc GCC_GPLL0>;
|
H A D | sm8350.dtsi | 3586 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
|
/linux/drivers/clk/qcom/ |
H A D | gcc-sar2130p.c | 2133 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-qdu1000.c | 2471 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sm4450.c | 2633 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sm8550.c | 3099 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sc7280.c | 3216 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sm8450.c | 3169 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-qcs8300.c | 3360 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sm8350.c | 3528 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sm8650.c | 3533 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-sa8775p.c | 4363 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
H A D | gcc-x1e80100.c | 6278 [GCC_GPLL0] = &gcc_gpll0.clkr,
|
12