Home
last modified time | relevance | path

Searched refs:DRAMClockChangeSupport (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml2_wrapper_fpu.c206 if (dml_result && s->evaluation_info.DRAMClockChangeSupport[0] == dml_dram_clock_change_vactive) { in calculate_lowest_supported_state_for_temp_read()
467 …out_clks.p_state_supported = s->mode_support_info.DRAMClockChangeSupport[0] != dml_dram_clock_chan… in dml2_validate_and_build_resource()
555 …*dram_clk_change_support = (unsigned int) dml2->v20.dml_core_ctx.ms.support.DRAMClockChangeSupport… in dml2_extract_dram_and_fclk_change_support()
H A Ddisplay_mode_core_structs.h773 enum dml_dram_clock_change_support DRAMClockChangeSupport[2]; member
1253 enum dml_dram_clock_change_support DRAMClockChangeSupport; member
1381 enum dml_dram_clock_change_support *DRAMClockChangeSupport; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h275 enum dml2_pstate_change_support DRAMClockChangeSupport[DML2_MAX_PLANES]; member
1043 enum dml2_pstate_change_support DRAMClockChangeSupport[DML2_MAX_PLANES]; member
1830 enum dml2_pstate_change_support *DRAMClockChangeSupport; member
H A Ddml2_core_dcn5_funcs_mode_programming.c1121 CalculateWatermarks_params->DRAMClockChangeSupport = mode_lib->mp.DRAMClockChangeSupport; in dcn5_mode_programming()
H A Ddml2_core_dcn6_calcs_dchub.c1319 &p->DRAMClockChangeSupport[k]); in dcn6_calculate_watermarks_and_dram_speed_change_support()
H A Ddml2_core_dcn5_calcs_dchub.c4470 &p->DRAMClockChangeSupport[k]); in dcn5_calculate_watermarks_and_dram_speed_change_support()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/
H A Ddcn30_resource.c1811 context->bw_ctx.dml.vba.DRAMClockChangeSupport[0][0] = dm_dram_clock_change_vactive; in dcn30_internal_validate_bw()
1837 vba->DRAMClockChangeSupport[vlevel][vba->maxMpcComb] == dm_dram_clock_change_unsupported)) { in dcn30_internal_validate_bw()