Home
last modified time | relevance | path

Searched refs:DIV4_B3 (Results 1 – 4 of 4) sorted by relevance

/linux/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7722.c111 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, DIV4_NR }; enumerator
118 [DIV4_B3] = DIV4(FRQCR, 4, 0x1fff, CLK_ENABLE_ON_INIT),
181 CLKDEV_CON_ID("b3_clk", &div4_clks[DIV4_B3]),
H A Dclock-sh7366.c105 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, enumerator
116 [DIV4_B3] = DIV4(FRQCR, 4, 0x1fff, CLK_ENABLE_ON_INIT),
195 CLKDEV_CON_ID("b3_clk", &div4_clks[DIV4_B3]),
H A Dclock-sh7343.c102 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, enumerator
113 [DIV4_B3] = DIV4(FRQCR, 4, 0x1fff, CLK_ENABLE_ON_INIT),
197 CLKDEV_CON_ID("b3_clk", &div4_clks[DIV4_B3]),
H A Dclock-sh7723.c109 enum { DIV4_I, DIV4_U, DIV4_SH, DIV4_B, DIV4_B3, DIV4_P, DIV4_NR }; enumerator
119 [DIV4_B3] = DIV4(FRQCR, 4, 0x0db4, CLK_ENABLE_ON_INIT),
206 CLKDEV_CON_ID("b3_clk", &div4_clks[DIV4_B3]),