Home
last modified time | relevance | path

Searched refs:DCN_BASE__INST0_SEG3 (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_dcn316.c36 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Ddmub_dcn315.c36 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Ddmub_dcn314.c36 #define DCN_BASE__INST0_SEG3 0x00009000 macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn315/
H A Dhw_factory_dcn315.c48 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Dhw_translate_dcn315.c41 #define DCN_BASE__INST0_SEG3 0x00009000 macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/
H A Dirq_service_dcn315.c41 #define DCN_BASE__INST0_SEG3 0x00009000 macro
/linux/drivers/gpu/drm/amd/include/
H A Dnavi10_ip_offset.h270 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Ddimgrey_cavefish_ip_offset.h364 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Dsienna_cichlid_ip_offset.h371 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Dbeige_goby_ip_offset.h442 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Dvega10_ip_offset.h306 #define DCN_BASE__INST0_SEG3 0 macro
H A Drenoir_ip_offset.h1370 #define DCN_BASE__INST0_SEG3 0 macro
H A Dyellow_carp_offset.h388 #define DCN_BASE__INST0_SEG3 0x00009000 macro
H A Dvangogh_ip_offset.h453 #define DCN_BASE__INST0_SEG3 0x00009000 macro