Home
last modified time | relevance | path

Searched refs:CSR (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/tty/serial/
H A Drsci.c28 #define CSR 0x48 macro
185 unsigned int status = rsci_serial_in(port, CSR); in rsci_tx_empty()
255 status = rsci_serial_in(port, CSR); in rsci_transmit_chars()
302 status = rsci_serial_in(port, CSR); in rsci_receive_chars()
345 rsci_serial_in(port, CSR); /* dummy read */ in rsci_receive_chars()
358 rsci_serial_in(port, CSR); /* dummy read */ in rsci_receive_chars()
368 ret = readl_relaxed_poll_timeout_atomic(port->membase + CSR, status, in rsci_poll_put_char()
409 .status = CSR,
421 .overrun_reg = CSR,
/linux/drivers/scsi/aacraid/
H A Daacraid.h1077 #define sa_readw(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1078 #define sa_readl(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1079 #define sa_writew(AEP, CSR, value) writew(value, &((AEP)->regs.sa->CSR)) argument
1080 #define sa_writel(AEP, CSR, value) writel(value, &((AEP)->regs.sa->CSR)) argument
1139 #define rx_readb(AEP, CSR) readb(&((AEP)->regs.rx->CSR)) argument
1140 #define rx_readl(AEP, CSR) readl(&((AEP)->regs.rx->CSR)) argument
1141 #define rx_writeb(AEP, CSR, value) writeb(value, &((AEP)->regs.rx->CSR)) argument
1142 #define rx_writel(AEP, CSR, value) writel(value, &((AEP)->regs.rx->CSR)) argument
1157 #define rkt_readb(AEP, CSR) readb(&((AEP)->regs.rkt->CSR)) argument
1158 #define rkt_readl(AEP, CSR) readl(&((AEP)->regs.rkt->CSR)) argument
[all …]
/linux/Documentation/translations/zh_TW/arch/loongarch/
H A Dirq-chip-model.rst151 - CPUINTC:即《龍芯架構參考手冊卷一》第7.4節所描述的CSR.ECFG/CSR.ESTAT寄存器及其
H A Dintroduction.rst262 直接映射虛擬內存通過CSR.DMWn(n=0~3)來進行配置,虛擬地址(VA)和物理地址(PA)
/linux/drivers/dma/
H A Dtxx9dmac.h78 TXX9_DMA_REG32(CSR); /* Channel Status Register */
88 u32 CSR; member
/linux/drivers/soc/litex/
H A DKconfig15 LiteX CSR access and provides common litex_[read|write]*
/linux/arch/arm/mach-omap1/
H A Ddma.c59 [CSR] = { 0x0006, 0x40, OMAP_DMA_REG_16BIT },
219 l = dma_read(CSR, lch); in omap1_clear_dma()
H A Domap-dma.c74 p->dma_read(CSR, lch); in omap_disable_channel_irq()
312 p->dma_read(CSR, lch); in omap_enable_channel_irq()
698 csr = p->dma_read(CSR, ch); in omap1_dma_handle_ch()
/linux/drivers/gpib/include/
H A Dtnt4882_registers.h28 CSR = KEYREG, enumerator
/linux/arch/arm/mach-omap2/
H A Ddma.c57 [CSR] = { 0x008c, 0x60, OMAP_DMA_REG_32BIT },
/linux/Documentation/translations/zh_CN/arch/riscv/
H A Dboot.rst34 CSR 寄存器状态
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpinctrl-sirf.txt1 CSR SiRFprimaII pinmux controller
/linux/drivers/regulator/
H A Dbcm590xx-regulator.c373 BCM59056_SR_DESC(CSR, csr, dcdc_csr_ranges),
750 BCM59054_SR_DESC(CSR, csr, dcdc_csr_ranges),
984 BCM59054_SR_DESC(CSR, csr, dcdc_csr_ranges),
/linux/Documentation/arch/arm/
H A Dixp4xx.rst39 require the use of Intel's proprietary CSR software:
140 the CSR or a WiFi card and a ramdisk that BOOTPs and then does
/linux/include/linux/
H A Domap-dma.h153 CSDP, CCR, CICR, CSR, enumerator
/linux/Documentation/admin-guide/perf/
H A Dxgene-pmu.rst9 interrupt and status CSR region.
/linux/Documentation/driver-api/rapidio/
H A Drapidio.rst256 device by writing into the Host Device ID Lock CSR. It does this to ensure that
262 is written into the device's Base Device ID CSR.
279 into device's Component Tag CSR. That unique value is used by the error
291 in the system, it sets the Discovered bit in the Port General Control CSR
/linux/arch/arm/mach-tegra/
H A Dsleep-tegra30.S235 ldr r3, [r1] @ read CSR
236 str r3, [r1] @ clear CSR
/linux/Documentation/translations/zh_CN/arch/loongarch/
H A Dintroduction.rst262 直接映射虚拟内存通过CSR.DMWn(n=0~3)来进行配置,虚拟地址(VA)和物理地址(PA)
/linux/Documentation/devicetree/bindings/net/
H A Dsnps,dwc-qos-ethernet.txt43 The CPU/slave-bus (CSR) interface clock. This applies to any bus type;
/linux/Documentation/arch/riscv/
H A Dboot.rst29 CSR state
/linux/drivers/gpib/tnt4882/
H A Dtnt4882_gpib.c88 case CSR: in tnt_readb()
980 switch (tnt_readb(tnt_priv, CSR) & 0xf0) { in ni_pci_attach()
/linux/drivers/net/ethernet/renesas/
H A Dravb_main.c77 error = ravb_wait(ndev, CSR, CSR_OPS, csr_ops); in ravb_set_opmode()
1094 error = ravb_wait(ndev, CSR, CSR_TPO0 | CSR_TPO1 | CSR_TPO2 | CSR_TPO3, in ravb_stop_dma()
1103 error = ravb_wait(ndev, CSR, CSR_RPO, 0); in ravb_stop_dma()
/linux/Documentation/arch/loongarch/
H A Dintroduction.rst295 Direct-mapped virtual memory is configured by CSR.DMWn (n=0~3), it has a simple
/linux/Documentation/networking/device_drivers/ethernet/stmicro/
H A Dstmmac.rst368 6) Fixed CSR Clock Range selection::

12