| /linux/drivers/scsi/aacraid/ |
| H A D | aacraid.h | 1077 #define sa_readw(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1078 #define sa_readl(AEP, CSR) readl(&((AEP)->regs.sa->CSR)) argument
1079 #define sa_writew(AEP, CSR, value) writew(value, &((AEP)->regs.sa->CSR)) argument
1080 #define sa_writel(AEP, CSR, value) writel(value, &((AEP)->regs.sa->CSR)) argument
1139 #define rx_readb(AEP, CSR) readb(&((AEP)->regs.rx->CSR)) argument
1140 #define rx_readl(AEP, CSR) readl(&((AEP)->regs.rx->CSR)) argument
1141 #define rx_writeb(AEP, CSR, value) writeb(value, &((AEP)->regs.rx->CSR)) argument
1142 #define rx_writel(AEP, CSR, value) writel(value, &((AEP)->regs.rx->CSR)) argument
1157 #define rkt_readb(AEP, CSR) readb(&((AEP)->regs.rkt->CSR)) argument
1158 #define rkt_readl(AEP, CSR) readl(&((AEP)->regs.rkt->CSR)) argument
[all …]
|
| /linux/drivers/dma/ |
| H A D | txx9dmac.c | 296 channel64_readl(dc, CSR)); in txx9dmac_dump_regs()
308 channel32_readl(dc, CSR)); in txx9dmac_dump_regs()
339 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_dostart()
349 channel64_writel(dc, CSR, 0xffffffff); in txx9dmac_dostart()
370 channel32_writel(dc, CSR, 0xffffffff); in txx9dmac_dostart()
480 desc->SAIR, desc->DAIR, desc->CCR, desc->CSR); in txx9dmac_dump_desc()
493 d->SAIR, d->DAIR, d->CCR, d->CSR); in txx9dmac_dump_desc()
519 channel_writel(dc, CSR, errors); in txx9dmac_handle_error()
545 csr = channel64_readl(dc, CSR); in txx9dmac_scan_descriptors()
546 channel64_writel(dc, CSR, csr); in txx9dmac_scan_descriptors()
[all …]
|
| H A D | txx9dmac.h | 78 TXX9_DMA_REG32(CSR); /* Channel Status Register */
88 u32 CSR; member
|
| /linux/Documentation/translations/zh_TW/arch/loongarch/ |
| H A D | irq-chip-model.rst | 151 - CPUINTC：即《龍芯架構參考手冊卷一》第7.4節所描述的CSR.ECFG/CSR.ESTAT寄存器及其
|
| H A D | introduction.rst | 262 直接映射虛擬內存通過CSR.DMWn（n=0~3）來進行配置，虛擬地址（VA）和物理地址（PA）
|
| /linux/drivers/soc/litex/ |
| H A D | Kconfig | 15 LiteX CSR access and provides common litex_[read|write]*
|
| /linux/arch/arm/mach-omap1/ |
| H A D | dma.c | 59 [CSR] = { 0x0006, 0x40, OMAP_DMA_REG_16BIT },
219 l = dma_read(CSR, lch); in omap1_clear_dma()
|
| H A D | omap-dma.c | 74 p->dma_read(CSR, lch); in omap_disable_channel_irq()
312 p->dma_read(CSR, lch); in omap_enable_channel_irq()
698 csr = p->dma_read(CSR, ch); in omap1_dma_handle_ch()
|
| /linux/drivers/gpib/include/ |
| H A D | tnt4882_registers.h | 28 CSR = KEYREG, enumerator
|
| /linux/arch/arm/mach-omap2/ |
| H A D | dma.c | 57 [CSR] = { 0x008c, 0x60, OMAP_DMA_REG_32BIT },
|
| /linux/Documentation/translations/zh_CN/arch/riscv/ |
| H A D | boot.rst | 34 CSR 寄存器状态
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | pinctrl-sirf.txt | 1 CSR SiRFprimaII pinmux controller
|
| /linux/drivers/regulator/ |
| H A D | bcm590xx-regulator.c | 373 BCM59056_SR_DESC(CSR, csr, dcdc_csr_ranges),
750 BCM59054_SR_DESC(CSR, csr, dcdc_csr_ranges),
984 BCM59054_SR_DESC(CSR, csr, dcdc_csr_ranges),
|
| /linux/Documentation/arch/arm/ |
| H A D | ixp4xx.rst | 39 require the use of Intel's proprietary CSR software:
140 the CSR or a WiFi card and a ramdisk that BOOTPs and then does
|
| /linux/include/linux/ |
| H A D | omap-dma.h | 153 CSDP, CCR, CICR, CSR, enumerator
|
| /linux/Documentation/admin-guide/perf/ |
| H A D | xgene-pmu.rst | 9 interrupt and status CSR region.
|
| /linux/Documentation/driver-api/rapidio/ |
| H A D | rapidio.rst | 256 device by writing into the Host Device ID Lock CSR. It does this to ensure that
262 is written into the device's Base Device ID CSR.
279 into device's Component Tag CSR. That unique value is used by the error
291 in the system, it sets the Discovered bit in the Port General Control CSR
|
| /linux/drivers/dma/ti/ |
| H A D | omap-dma.c | 386 omap_dma_chan_read(c, CSR); in omap_dma_clear_csr()
388 omap_dma_chan_write(c, CSR, ~0); in omap_dma_clear_csr()
393 unsigned val = omap_dma_chan_read(c, CSR); in omap_dma_get_csr()
396 omap_dma_chan_write(c, CSR, val); in omap_dma_get_csr()
|
| /linux/arch/arm/mach-tegra/ |
| H A D | sleep-tegra30.S | 235 ldr r3, [r1] @ read CSR
236 str r3, [r1] @ clear CSR
|
| /linux/Documentation/translations/zh_CN/arch/loongarch/ |
| H A D | introduction.rst | 262 直接映射虚拟内存通过CSR.DMWn（n=0~3）来进行配置，虚拟地址（VA）和物理地址（PA）
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | snps,dwc-qos-ethernet.txt | 43 The CPU/slave-bus (CSR) interface clock. This applies to any bus type;
|
| /linux/Documentation/arch/riscv/ |
| H A D | boot.rst | 29 CSR state
|
| /linux/drivers/spi/ |
| H A D | spi-at91-usart.c | 279 aus->status = at91_usart_spi_readl(aus, CSR); in at91_usart_spi_read_status()
|
| /linux/drivers/gpib/tnt4882/ |
| H A D | tnt4882_gpib.c | 88 case CSR: in tnt_readb()
980 switch (tnt_readb(tnt_priv, CSR) & 0xf0) { in ni_pci_attach()
|
| /linux/drivers/net/ethernet/renesas/ |
| H A D | ravb_main.c | 77 error = ravb_wait(ndev, CSR, CSR_OPS, csr_ops); in ravb_set_opmode()
1093 error = ravb_wait(ndev, CSR, CSR_TPO0 | CSR_TPO1 | CSR_TPO2 | CSR_TPO3, in ravb_stop_dma()
1102 error = ravb_wait(ndev, CSR, CSR_RPO, 0); in ravb_stop_dma()
|