Searched refs:CP_INT_CNTL (Results 1 – 13 of 13) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v11_0.c | 4852 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CMP_BUSY_INT_ENABLE, 0); in gfx_v11_0_soft_reset()
4853 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_BUSY_INT_ENABLE, 0); in gfx_v11_0_soft_reset()
4854 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 0); in gfx_v11_0_soft_reset()
4855 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, GFX_IDLE_INT_ENABLE, 0); in gfx_v11_0_soft_reset()
4962 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CMP_BUSY_INT_ENABLE, 1); in gfx_v11_0_soft_reset()
4963 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_BUSY_INT_ENABLE, 1); in gfx_v11_0_soft_reset()
4964 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v11_0_soft_reset()
4965 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL, GFX_IDLE_INT_ENABLE, 1); in gfx_v11_0_soft_reset()
5306 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_BUSY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
5307 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
[all …]
|
| H A D | gfx_v12_0.c | 3985 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_BUSY_INT_ENABLE, 1); in gfx_v12_0_update_coarse_grain_clock_gating()
3986 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v12_0_update_coarse_grain_clock_gating()
3987 data = REG_SET_FIELD(data, CP_INT_CNTL, CMP_BUSY_INT_ENABLE, 1); in gfx_v12_0_update_coarse_grain_clock_gating()
3988 data = REG_SET_FIELD(data, CP_INT_CNTL, GFX_IDLE_INT_ENABLE, 1); in gfx_v12_0_update_coarse_grain_clock_gating()
|
| H A D | gfx_v8_0.c | 6582 WREG32_FIELD(CP_INT_CNTL, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| H A D | smu72_discrete.h | 499 uint32_t CP_INT_CNTL; member
|
| H A D | smu74_discrete.h | 490 uint32_t CP_INT_CNTL; member
|
| H A D | smu73_discrete.h | 481 uint32_t CP_INT_CNTL; member
|
| H A D | smu75_discrete.h | 501 uint32_t CP_INT_CNTL; member
|
| /linux/drivers/gpu/drm/radeon/ |
| H A D | nid.h | 494 #define CP_INT_CNTL 0xC124 macro
|
| H A D | evergreend.h | 1246 #define CP_INT_CNTL 0xc124 macro
|
| H A D | r600d.h | 714 #define CP_INT_CNTL 0xc124 macro
|
| H A D | ni.c | 1370 WREG32(CP_INT_CNTL, cp_int_cntl); in cayman_cp_int_cntl_setup()
|
| H A D | r600.c | 3622 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in r600_disable_interrupt_state()
3873 WREG32(CP_INT_CNTL, cp_int_cntl); in r600_irq_set()
|
| H A D | evergreen.c | 4470 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in evergreen_disable_interrupt_state()
4565 WREG32(CP_INT_CNTL, cp_int_cntl); in evergreen_irq_set()
|