| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | mes_v11_0.c | 1489 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_mqd_init() 1491 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_mqd_init() 1493 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_mqd_init() 1495 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_mqd_init() 1498 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_mqd_init() 1535 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_queue_init_register() 1839 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_kiq_dequeue() 1841 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v11_0_kiq_dequeue()
|
| H A D | mes_v12_1.c | 1334 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_mqd_init() 1336 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_mqd_init() 1338 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_mqd_init() 1340 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_mqd_init() 1343 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_mqd_init() 1388 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_queue_init_register() 1722 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_kiq_dequeue_sched() 1724 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_1_kiq_dequeue_sched()
|
| H A D | mes_v12_0.c | 1558 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_mqd_init() 1560 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_mqd_init() 1562 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_mqd_init() 1564 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_mqd_init() 1567 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_mqd_init() 1611 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_queue_init_register() 1926 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_kiq_dequeue_sched() 1928 data = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL, in mes_v12_0_kiq_dequeue_sched()
|
| H A D | gfx_v12_1.c | 2470 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2472 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2474 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2476 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2479 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2532 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2535 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2537 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init() 2539 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v12_1_compute_mqd_init()
|
| H A D | amdgpu_amdkfd_gfx_v7.c | 183 CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v8.c | 207 CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 219 CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1); in hqd_load_v10_3()
|
| H A D | gfx_v9_4_3.c | 1797 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init() 1799 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init() 1801 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init() 1803 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init() 1806 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init() 1809 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_4_3_xcc_mqd_init()
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 233 CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 247 CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1); in kgd_gfx_v9_hqd_load()
|
| H A D | gfx_v9_0.c | 3591 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_mqd_init() 3593 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_mqd_init() 3595 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_mqd_init() 3597 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_mqd_init() 3600 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_mqd_init()
|
| H A D | gfx_v10_0.c | 6947 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_compute_mqd_init() 6949 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_compute_mqd_init() 6951 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_compute_mqd_init() 6953 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_compute_mqd_init() 6956 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_compute_mqd_init()
|
| /linux/drivers/gpu/drm/radeon/ |
| H A D | cikd.h | 1511 #define CP_HQD_PQ_DOORBELL_CONTROL 0xC950 macro
|