Home
last modified time | relevance | path

Searched refs:CP_HQD_IB_CONTROL (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dcikd.h1534 #define CP_HQD_IB_CONTROL 0xC968u macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v8_0.c4520 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v8_0_mqd_init()
4521 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MTYPE, 3); in gfx_v8_0_mqd_init()
H A Dgfx_v9_4_3.c1875 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v9_4_3_xcc_mqd_init()
H A Dgfx_v12_1.c2557 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 1); in gfx_v12_1_compute_mqd_init()
H A Dgfx_v12_0.c3297 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v12_0_compute_mqd_init()
H A Dgfx_v9_0.c3666 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v9_0_mqd_init()
H A Dgfx_v11_0.c4457 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v11_0_compute_mqd_init()
H A Dgfx_v10_0.c7021 tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3); in gfx_v10_0_compute_mqd_init()