Home
last modified time | relevance | path

Searched refs:CPG_SD0CKCR (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/renesas/
H A Dclk-sh73a0.c25 #define CPG_SD0CKCR 0x74 macro
192 writel(0x108, base + CPG_SD0CKCR); in sh73a0_cpg_clocks_init()
H A Dr8a77970-cpg-mssr.c24 #define CPG_SD0CKCR 0x0074 macro
249 base + CPG_SD0CKCR, in r8a77970_cpg_clk_register()
H A Dr8a779f0-cpg-mssr.c118 DEF_GEN4_SDH("sd0h", R8A779F0_CLK_SD0H, CLK_SDSRC, CPG_SD0CKCR),
119 DEF_GEN4_SD("sd0", R8A779F0_CLK_SD0, R8A779F0_CLK_SD0H, CPG_SD0CKCR),
H A Dr8a779a0-cpg-mssr.c124 DEF_GEN4_SDH("sd0h", R8A779A0_CLK_SD0H, CLK_SDSRC, CPG_SD0CKCR),
125 DEF_GEN4_SD("sd0", R8A779A0_CLK_SD0, R8A779A0_CLK_SD0H, CPG_SD0CKCR),
H A Drcar-gen4-cpg.h73 #define CPG_SD0CKCR 0x870 /* SD-IF0 Clock Frequency Control Register */ macro