Searched refs:CLK_TOP_UNIVPLL_D5_D4 (Results 1 – 13 of 13) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| H A D | mt6779-clk.h | 81 #define CLK_TOP_UNIVPLL_D5_D4 71 macro
|
| H A D | mt8183-clk.h | 106 #define CLK_TOP_UNIVPLL_D5_D4 70 macro
|
| H A D | mt8186-clk.h | 111 #define CLK_TOP_UNIVPLL_D5_D4 92 macro
|
| H A D | mt8192-clk.h | 105 #define CLK_TOP_UNIVPLL_D5_D4 93 macro
|
| H A D | mediatek,mt8188-clk.h | 129 #define CLK_TOP_UNIVPLL_D5_D4 118 macro
|
| H A D | mt8195-clk.h | 162 #define CLK_TOP_UNIVPLL_D5_D4 150 macro
|
| /linux/drivers/clk/mediatek/ |
| H A D | clk-mt8186-topckgen.c | 46 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4, 0),
|
| H A D | clk-mt8183.c | 62 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4, 0),
|
| H A D | clk-mt8188-topckgen.c | 53 FACTOR(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4),
|
| H A D | clk-mt8192.c | 51 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4, 0),
|
| H A D | clk-mt8195-topckgen.c | 64 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4, 0),
|
| H A D | clk-mt6779.c | 55 FACTOR(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1, 4),
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt8192.dtsi | 957 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>,
958 <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
|