Searched refs:CLK_TOP_APLL_I2SOUT1 (Results 1 – 2 of 2) sorted by relevance
86 #define CLK_TOP_APLL_I2SOUT1 73 macro
935 MUX_DIV_GATE(CLK_TOP_APLL_I2SOUT1, "apll_i2sout1_m", apll_m_parents,