Searched refs:CLK_TOP_APLL_I2SIN1 (Results 1 – 2 of 2) sorted by relevance
80 #define CLK_TOP_APLL_I2SIN1 67 macro
922 MUX_DIV_GATE(CLK_TOP_APLL_I2SIN1, "apll_i2sin1_m", apll_m_parents,