Searched refs:CLK_PERI_UART3 (Results 1 – 16 of 16) sorted by relevance
/linux/include/dt-bindings/clock/ |
H A D | mediatek,mt6735-pericfg.h | 26 #define CLK_PERI_UART3 20 macro
|
H A D | mt8135-clk.h | 145 #define CLK_PERI_UART3 7 macro
|
H A D | mediatek,mt6795-clk.h | 197 #define CLK_PERI_UART3 22 macro
|
H A D | mt8173-clk.h | 216 #define CLK_PERI_UART3 23 macro
|
H A D | mt2712-clk.h | 258 #define CLK_PERI_UART3 19 macro
|
H A D | mt2701-clk.h | 244 #define CLK_PERI_UART3 23 macro
|
/linux/drivers/clk/mediatek/ |
H A D | clk-mt8173-pericfg.c | 73 GATE_PERI0(CLK_PERI_UART3, "peri_uart3", "axi_sel", 22),
|
H A D | clk-mt6795-pericfg.c | 62 GATE_PERI(CLK_PERI_UART3, "peri_uart3", "axi_sel", 22),
|
H A D | clk-mt6735-pericfg.c | 50 GATE_MTK(CLK_PERI_UART3, "uart3", "uart_sel", &peri_cg_regs, 20, &mtk_clk_gate_ops_setclr),
|
H A D | clk-mt8135.c | 456 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 25),
|
H A D | clk-mt2712.c | 904 GATE_PERI0(CLK_PERI_UART3, "per_uart3", "uart_sel", 23),
|
H A D | clk-mt2701.c | 833 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 22),
|
/linux/arch/arm/boot/dts/mediatek/ |
H A D | mt8135.dtsi | 253 clocks = <&pericfg CLK_PERI_UART3_SEL>, <&pericfg CLK_PERI_UART3>;
|
H A D | mt2701.dtsi | 289 clocks = <&pericfg CLK_PERI_UART3_SEL>, <&pericfg CLK_PERI_UART3>;
|
/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt6795.dtsi | 592 clocks = <&pericfg CLK_PERI_UART3_SEL>, <&pericfg CLK_PERI_UART3>;
|
H A D | mt8173.dtsi | 711 clocks = <&pericfg CLK_PERI_UART3_SEL>, <&pericfg CLK_PERI_UART3>;
|