Searched refs:CLK_PERI_PWM2 (Results 1 – 15 of 15) sorted by relevance
/linux/include/dt-bindings/clock/ |
H A D | mediatek,mt6735-pericfg.h | 9 #define CLK_PERI_PWM2 3 macro
|
H A D | mt8135-clk.h | 167 #define CLK_PERI_PWM2 29 macro
|
H A D | mediatek,mt6795-clk.h | 178 #define CLK_PERI_PWM2 3 macro
|
H A D | mt8173-clk.h | 197 #define CLK_PERI_PWM2 4 macro
|
H A D | mt2712-clk.h | 243 #define CLK_PERI_PWM2 4 macro
|
H A D | mt2701-clk.h | 225 #define CLK_PERI_PWM2 4 macro
|
/linux/drivers/clk/mediatek/ |
H A D | clk-mt8173-pericfg.c | 54 GATE_PERI0(CLK_PERI_PWM2, "peri_pwm2", "axi_sel", 3),
|
H A D | clk-mt6795-pericfg.c | 43 GATE_PERI(CLK_PERI_PWM2, "peri_pwm2", "axi_sel", 3),
|
H A D | clk-mt6735-pericfg.c | 33 GATE_MTK(CLK_PERI_PWM2, "pwm2", "axi_sel", &peri_cg_regs, 3, &mtk_clk_gate_ops_setclr),
|
H A D | clk-mt8135.c | 478 GATE_PERI0(CLK_PERI_PWM2, "pwm2_ck", "axi_sel", 3),
|
H A D | clk-mt2712.c | 889 GATE_PERI0(CLK_PERI_PWM2, "per_pwm2", "pwm_sel", 4),
|
H A D | clk-mt2701.c | 852 GATE_PERI0(CLK_PERI_PWM2, "pwm2_ck", "axisel_d4", 3),
|
/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt2712e.dtsi | 486 <&pericfg CLK_PERI_PWM2>,
|
H A D | mt6795.dtsi | 607 <&pericfg CLK_PERI_PWM2>,
|
/linux/arch/arm/boot/dts/mediatek/ |
H A D | mt7623.dtsi | 426 <&pericfg CLK_PERI_PWM2>,
|