Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_TVDPLL (Results 1 – 15 of 15) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt6735-apmixedsys.h12 #define CLK_APMIXED_TVDPLL 6 macro
H A Dmt8167-clk.h17 #define CLK_APMIXED_TVDPLL (CLK_APMIXED_NR_CLK + 0) macro
H A Dmt8135-clk.h114 #define CLK_APMIXED_TVDPLL 7 macro
H A Dmt6797-clk.h113 #define CLK_APMIXED_TVDPLL 6 macro
H A Dmediatek,mt6795-clk.h147 #define CLK_APMIXED_TVDPLL 6 macro
H A Dmt8173-clk.h163 #define CLK_APMIXED_TVDPLL 8 macro
H A Dmt6779-clk.h176 #define CLK_APMIXED_TVDPLL 11 macro
H A Dmt8183-clk.h19 #define CLK_APMIXED_TVDPLL 8 macro
H A Dmt2712-clk.h22 #define CLK_APMIXED_TVDPLL 10 macro
H A Dmt8186-clk.h275 #define CLK_APMIXED_TVDPLL 11 macro
H A Dmt2701-clk.h180 #define CLK_APMIXED_TVDPLL 6 macro
H A Dmt8192-clk.h308 #define CLK_APMIXED_TVDPLL 7 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt6735-apmixedsys.c75 …PLL(CLK_APMIXED_TVDPLL, "tvdpll", TVDPLL_CON0, TVDPLL_PWR_CON0, 0x00000001, 0, TVDPLL_CON1, 24, 0,…
H A Dclk-mt2701.c949 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x250, 0x25c, 0x00000001, 0,
/linux/arch/arm/boot/dts/mediatek/
H A Dmt7623n.dtsi223 <&apmixedsys CLK_APMIXED_TVDPLL>;