Searched refs:CLKID_FCLK_DIV5 (Results 1 – 17 of 17) sorted by relevance
/linux/include/dt-bindings/clock/ |
H A D | amlogic,a1-pll-clkc.h | 21 #define CLKID_FCLK_DIV5 8 macro
|
H A D | amlogic,c3-pll-clkc.h | 21 #define CLKID_FCLK_DIV5 11 macro
|
H A D | amlogic,s4-pll-clkc.h | 19 #define CLKID_FCLK_DIV5 9 macro
|
H A D | axg-clkc.h | 16 #define CLKID_FCLK_DIV5 5 macro
|
H A D | gxbb-clkc.h | 15 #define CLKID_FCLK_DIV5 7 macro
|
H A D | meson8b-clkc.h | 15 #define CLKID_FCLK_DIV5 8 macro
|
H A D | g12a-clkc.h | 16 #define CLKID_FCLK_DIV5 5 macro
|
/linux/drivers/clk/meson/ |
H A D | a1-pll.c | 283 [CLKID_FCLK_DIV5] = &fclk_div5.hw,
|
H A D | c3-pll.c | 636 [CLKID_FCLK_DIV5] = &fclk_div5.hw,
|
H A D | s4-pll.c | 745 [CLKID_FCLK_DIV5] = &s4_fclk_div5.hw,
|
H A D | meson8b.c | 2781 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw, 2985 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw, 3200 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,
|
H A D | gxbb.c | 2734 [CLKID_FCLK_DIV5] = &gxbb_fclk_div5.hw, 2942 [CLKID_FCLK_DIV5] = &gxbb_fclk_div5.hw,
|
H A D | g12a.c | 4380 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw, 4607 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw, 4875 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw,
|
H A D | axg.c | 1895 [CLKID_FCLK_DIV5] = &axg_fclk_div5.hw,
|
/linux/arch/arm64/boot/dts/amlogic/ |
H A D | meson-sm1.dtsi | 165 <&clkc CLKID_FCLK_DIV5>;
|
H A D | meson-s4.dtsi | 112 <&clkc_pll CLKID_FCLK_DIV5>,
|
H A D | amlogic-c3.dtsi | 129 <&clkc_pll CLKID_FCLK_DIV5>,
|