| /linux/arch/arm/mach-omap1/ |
| H A D | omap-dma.c | 145 ccr = p->dma_read(CCR, lch); in omap_set_dma_transfer_params()
149 p->dma_write(ccr, CCR, lch); in omap_set_dma_transfer_params()
187 l = p->dma_read(CCR, lch); in omap_set_dma_src_params()
190 p->dma_write(l, CCR, lch); in omap_set_dma_src_params()
255 l = p->dma_read(CCR, lch); in omap_set_dma_dest_params()
258 p->dma_write(l, CCR, lch); in omap_set_dma_dest_params()
405 p->dma_write(dev_id | (1 << 10), CCR, free_ch); in omap_request_dma()
407 p->dma_write(dev_id, CCR, free_ch); in omap_request_dma()
430 p->dma_write(0, CCR, lch); in omap_free_dma()
497 l = p->dma_read(CCR, lch); in omap_start_dma()
[all …]
|
| H A D | dma.c | 57 [CCR] = { 0x0002, 0x40, OMAP_DMA_REG_16BIT },
214 l = dma_read(CCR, lch); in omap1_clear_dma()
216 dma_write(l, CCR, lch); in omap1_clear_dma()
|
| /linux/drivers/dma/ |
| H A D | txx9dmac.h | 77 TXX9_DMA_REG32(CCR); /* Channel Control Register */
87 u32 CCR; member
278 desc->hwdesc.CCR |= TXX9_DMA_CCR_INTENT; in txx9dmac_desc_set_INTENT()
280 desc->hwdesc32.CCR |= TXX9_DMA_CCR_INTENT; in txx9dmac_desc_set_INTENT()
294 desc->hwdesc.CCR = ccr; in txx9dmac_desc_set_nosimple()
298 desc->hwdesc32.CCR = ccr; in txx9dmac_desc_set_nosimple()
|
| H A D | pl330.c | 340 CCR, enumerator
1270 off += _emit_MOV(dry_run, &buf[off], CCR, dregs_ccr); in _dregs()
1276 off += _emit_MOV(dry_run, &buf[off], CCR, dregs_ccr); in _dregs()
1425 off += _emit_MOV(dry_run, &buf[off], CCR, pxs->ccr); in _setup_req()
|
| /linux/drivers/clocksource/ |
| H A D | timer-atmel-tcb.c | 104 writel(ATMEL_TC_CLKEN, tcaddr + ATMEL_TC_REG(i, CCR)); in tc_clksrc_resume()
166 writel(ATMEL_TC_CLKDIS, regs + ATMEL_TC_REG(2, CCR)); in tc_shutdown()
215 ATMEL_TC_REG(2, CCR)); in tc_set_periodic()
225 tcaddr + ATMEL_TC_REG(2, CCR)); in tc_next_event()
325 writel(ATMEL_TC_CLKEN, tcaddr + ATMEL_TC_REG(0, CCR)); in tcb_setup_dual_chan()
333 writel(ATMEL_TC_CLKEN, tcaddr + ATMEL_TC_REG(1, CCR)); in tcb_setup_dual_chan()
349 writel(ATMEL_TC_CLKEN, tcaddr + ATMEL_TC_REG(0, CCR)); in tcb_setup_single_chan()
|
| /linux/drivers/pwm/ |
| H A D | pwm-atmel-tcb.c | 165 ATMEL_TC_REG(tcbpwmc->channel, CCR), in atmel_tcb_pwm_disable()
170 ATMEL_TC_REG(tcbpwmc->channel, CCR), in atmel_tcb_pwm_disable()
252 regmap_write(tcbpwmc->regmap, ATMEL_TC_REG(tcbpwmc->channel, CCR), in atmel_tcb_pwm_enable()
515 ATMEL_TC_REG(channel, CCR)); in atmel_tcb_pwm_resume()
|
| /linux/include/sound/ |
| H A D | emu10k1.h | 475 #define CCR 0x09 /* Cache control register */ macro
476 SUB_REG(CCR, CACHEINVALIDSIZE, 0xfe000000) /* Number of invalid samples before the read address */
482 SUB_REG(CCR, READADDRESS, 0x003f0000) /* Next cached sample to play */
483 SUB_REG(CCR, LOOPINVALSIZE, 0x0000fe00) /* Number of invalid samples in cache prior to loop */
486 SUB_REG(CCR, CACHELOOPADDRHI, 0x000000ff) /* CLP_LOOPSTARTADDR's hi byte if CACHELOOPFLAG is set */
|
| /linux/drivers/counter/ |
| H A D | microchip-tcb-capture.c | 130 regmap_write(priv->regmap, ATMEL_TC_REG(priv->channel[0], CCR), in mchp_tc_count_function_write()
137 ATMEL_TC_REG(priv->channel[1], CCR), in mchp_tc_count_function_write()
|
| /linux/arch/arm/mach-omap2/ |
| H A D | dma.c | 54 [CCR] = { 0x0080, 0x60, OMAP_DMA_REG_32BIT },
|
| /linux/Documentation/translations/zh_CN/arch/parisc/ |
| H A D | registers.rst | 28 CR10 (CCR) FPU延迟保存*
|
| /linux/Documentation/translations/zh_TW/arch/parisc/ |
| H A D | registers.rst | 28 CR10 (CCR) FPU延遲保存*
|
| /linux/sound/soc/intel/keembay/ |
| H A D | kmb_platform.h | 23 #define CCR 0x010 macro
|
| H A D | kmb_platform.c | 657 writel(kmb_i2s->ccr, kmb_i2s->i2s_base + CCR); in kmb_dai_hw_params()
|
| /linux/sound/soc/dwc/ |
| H A D | local.h | 24 #define CCR 0x010 macro
|
| H A D | dwc-i2s.c | 324 i2s_write_reg(dev->i2s_base, CCR, dev->ccr); in dw_i2s_hw_params()
|
| /linux/include/linux/ |
| H A D | omap-dma.h | 153 CSDP, CCR, CICR, CSR, enumerator
|
| /linux/Documentation/arch/parisc/ |
| H A D | registers.rst | 18 CR10 (CCR) lazy FPU saving*
|
| /linux/sound/pci/emu10k1/ |
| H A D | emu10k1_callback.c | 436 CCR, REG_VAL_PUT(CCR_CACHEINVALIDSIZE, 64), in start_voice()
|
| H A D | emu10k1_main.c | 58 CCR, 0, in snd_emu10k1_voice_init()
1701 CPF, PTRX, CVCF, VTFT, Z1, Z2, PSST, DSL, CCCA, CCR, CLP,
|
| H A D | emupcm.c | 576 snd_emu10k1_ptr_write(emu, CCR, voice + 1, ccr); in snd_emu10k1_playback_fill_cache()
578 snd_emu10k1_ptr_write(emu, CCR, voice, ccr); in snd_emu10k1_playback_fill_cache()
|
| /linux/drivers/staging/gpib/tnt4882/ |
| H A D | tnt4882_gpib.c | 338 tnt_writeb(tnt_priv, nec_priv->auxa_bits | HR_HLDA, CCR); in tnt4882_accel_read()
537 tnt_writeb(tnt_priv, AUX_SEOI, CCR); in generic_write()
|
| /linux/Documentation/arch/powerpc/ |
| H A D | transactional_memory.rst | 63 Checkpointed registers include all GPRs, FPRs, VRs/VSRs, LR, CCR/CR, CTR, FPCSR
|
| /linux/drivers/tty/ |
| H A D | synclink_gt.c | 369 #define CCR 0x89 /* clock control */ macro
3815 wr_reg8(info, CCR, 0x49); in enable_loopback()
4098 wr_reg8(info, CCR, 0x69); in async_mode()
4311 wr_reg8(info, CCR, (unsigned char)val); in sync_mode()
|
| /linux/drivers/video/fbdev/ |
| H A D | imsttfb.c | 94 CCR = 0x00000008L,
|