Home
last modified time | relevance | path

Searched refs:BIT5 (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/scsi/
H A Ddc395x.h71 #define BIT5 0x00000020 macro
134 #define SRB_ERROR BIT5
139 #define RESIDUAL_VALID BIT5
170 #define EN_TAG_QUEUEING BIT5
597 #define LUN_CHECK BIT5
/linux/drivers/staging/rtl8723bs/include/
H A Dhal_pwr_seq.h45 …MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b…
74 …, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b…
144 …K, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK …
175 …, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*reset dual TS…
H A Drtl8723b_spec.h170 #define BIT_BCN_PORT_SEL BIT5
209 #define IMR_BKDOK_8723B BIT5 /* AC_BK DMA OK */
H A Dhal_com_reg.h212 #define HSISR_SPS_OCP_INT BIT5
556 #define SDIO_HISR_RXFOVW BIT5
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dpwrseq.h262 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
383 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0 \
416 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5|BIT4), (BIT5|BIT4) \
466 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
619 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
/linux/drivers/video/fbdev/via/
H A Ddvi.c62 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
66 viafb_write_reg_mask(SR3E, VIASR, 0x0, BIT5); in viafb_tmds_trasmitter_identify()
396 viafb_write_reg_mask(CR6C, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
408 viafb_write_reg_mask(CR93, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
H A Dhw.c1696 viafb_write_reg_mask(SR01, VIASR, 0x20, BIT5); in device_screen_off()
1702 viafb_write_reg_mask(SR01, VIASR, 0x00, BIT5); in device_screen_on()
1713 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
1717 viafb_write_reg_mask(CRD2, VIACR, 0x10, BIT4 + BIT5); in set_display_channel()
1720 viafb_write_reg_mask(CRD2, VIACR, 0x30, BIT4 + BIT5); in set_display_channel()
1725 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
1728 viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT4 + BIT5); in set_display_channel()
2065 p_gfx_dpa_setting->DVP0DataDri_S1, BIT5); in viafb_set_dpa_gfx()
H A Dshare.h19 #define BIT5 0x20 macro
H A Dviafbdev.c1114 (viafb_read_reg(VIASR, SR2A) & BIT5) >> 4 | in viafb_dvp0_proc_show()
1156 reg_val << 4, BIT5); in viafb_dvp0_proc_write()
/linux/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h36 #define BIT5 0x00000020 macro
H A Dhalbtc8821a2ant.h10 #define BT_INFO_8821A_2ANT_B_HID BIT5
H A Dhalbtc8192e2ant.h9 #define BT_INFO_8192E_2ANT_B_HID BIT5
H A Dhalbtc8821a1ant.h10 #define BT_INFO_8821A_1ANT_B_HID BIT5
H A Dhalbtc8723b2ant.h12 #define BT_INFO_8723B_2ANT_B_HID BIT5
H A Dhalbtc8821a1ant.c833 if (byte1 & BIT4 && !(byte1 & BIT5)) { in btc8821a1ant_set_fw_ps_tdma()
837 real_byte1 |= BIT5; in btc8821a1ant_set_fw_ps_tdma()
839 real_byte5 |= BIT5; in btc8821a1ant_set_fw_ps_tdma()
/linux/drivers/staging/rtl8723bs/hal/
H A DHalBtc8723b2Ant.h10 #define BT_INFO_8723B_2ANT_B_HID BIT5
H A DHalBtc8723b1Ant.h10 #define BT_INFO_8723B_1ANT_B_HID BIT5
H A Dodm.h370 ODM_BB_CCK_PD = BIT5,
447 ODM_WM_AUTO = BIT5,
H A DHalBtc8723b1Ant.c998 if (byte1 & BIT4 && !(byte1 & BIT5)) { in halbtc8723b1ant_SetFwPstdma()
1000 realByte1 |= BIT5; in halbtc8723b1ant_SetFwPstdma()
1002 realByte5 |= BIT5; in halbtc8723b1ant_SetFwPstdma()
H A DHalPhyRf_8723B.c1226 rtw_write8(pDM_Odm->Adapter, MACReg[i], (u8)(MACBackup[i]&(~BIT5))); in _PHY_MACSettingCalibration8723B()
/linux/drivers/tty/
H A Dsynclink_gt.c391 #define IRQ_DCD BIT5
2134 if (status & (BIT5 + BIT4)) { in isr_rdma()
2159 if (status & (BIT5 + BIT4 + BIT3)) { in isr_tdma()
4040 case 7: val |= BIT5; break; in async_mode()
4041 case 8: val |= BIT5 + BIT4; break; in async_mode()
4080 case 7: val |= BIT5; break; in async_mode()
4081 case 8: val |= BIT5 + BIT4; break; in async_mode()
4204 case HDLC_PREAMBLE_LENGTH_16BITS: val |= BIT5; break; in sync_mode()
4206 case HDLC_PREAMBLE_LENGTH_64BITS: val |= BIT5 + BIT4; break; in sync_mode()
4292 val |= BIT6 + BIT5; /* 011, txclk = BRG/16 */ in sync_mode()
[all …]
/linux/include/uapi/linux/
H A Dsynclink.h24 #define BIT5 0x0020 macro
/linux/lib/zstd/common/
H A Dzstd_internal.h68 #define BIT5 32 macro
/linux/drivers/scsi/lpfc/
H A Dlpfc_hw4.h772 #define LPFC_SLI4_INTR5 BIT5