Home
last modified time | relevance | path

Searched refs:A (Results 1 – 25 of 2747) sorted by relevance

12345678910>>...110

/linux/fs/squashfs/
H A Dsquashfs_fs.h130 #define SQUASHFS_INODE_BLK(A) ((unsigned int) ((A) >> 16)) argument
132 #define SQUASHFS_INODE_OFFSET(A) ((unsigned int) ((A) & 0xffff)) argument
134 #define SQUASHFS_MKINODE(A, B) ((long long)(((long long) (A)\ argument
138 #define SQUASHFS_FRAGMENT_BYTES(A) \ argument
139 ((A) * sizeof(struct squashfs_fragment_entry))
141 #define SQUASHFS_FRAGMENT_INDEX(A) (SQUASHFS_FRAGMENT_BYTES(A) / \ argument
144 #define SQUASHFS_FRAGMENT_INDEX_OFFSET(A) (SQUASHFS_FRAGMENT_BYTES(A) % \ argument
147 #define SQUASHFS_FRAGMENT_INDEXES(A) ((SQUASHFS_FRAGMENT_BYTES(A) + \ argument
151 #define SQUASHFS_FRAGMENT_INDEX_BYTES(A) (SQUASHFS_FRAGMENT_INDEXES(A) *\ argument
155 #define SQUASHFS_LOOKUP_BYTES(A) ((A) * sizeof(u64)) argument
[all …]
/linux/Documentation/translations/ko_KR/
H A Dmemory-barriers.txt181 { A == 1; B == 2 }
182 A = 3; x = B;
183 B = 4; y = A;
188 STORE A=3, STORE B=4, y=LOAD A->3, x=LOAD B->4
189 STORE A=3, STORE B=4, x=LOAD B->4, y=LOAD A->3
190 STORE A=3, y=LOAD A->3, STORE B=4, x=LOAD B->4
191 STORE A=3, y=LOAD A->3, x=LOAD B->2, STORE B=4
192 STORE A=3, x=LOAD B->2, STORE B=4, y=LOAD A->3
193 STORE A=3, x=LOAD B->2, y=LOAD A->3, STORE B=4
194 STORE B=4, STORE A=3, y=LOAD A->3, x=LOAD B->4
[all …]
/linux/scripts/coccinelle/misc/
H A Dboolconv.cocci19 expression A, B;
24 A == B
26 A != B
28 A > B
30 A < B
32 A >= B
34 A <= B
36 A && B
38 A || B
47 expression A, B;
[all …]
H A Dexcluded_middle.cocci3 /// Condition !A || A && B is equivalent to !A || B.
15 expression A, B;
19 * !A || (A &&@p B)
22 expression A, B;
25 !A ||
26 - (A && B)
33 coccilib.report.print_report(p[0], "WARNING !A || A && B is equivalent to !A || B")
39 coccilib.org.print_todo(p[0], "WARNING !A || A && B is equivalent to !A || B")
/linux/lib/crypto/
H A Dsha1.c57 #define SHA_ROUND(t, input, fn, constant, A, B, C, D, E) do { \ argument
59 E += TEMP + rol32(A,5) + (fn) + (constant); \
61 TEMP = E; E = D; D = C; C = B; B = A; A = TEMP; } while (0)
63 #define T_0_15(t, A, B, C, D, E) SHA_ROUND(t, SHA_SRC, (((C^D)&B)^D) , 0x5a827999, A, B, C, D, E ) argument
64 #define T_16_19(t, A, B, C, D, E) SHA_ROUND(t, SHA_MIX, (((C^D)&B)^D) , 0x5a827999, A, B, C, D, E ) argument
65 #define T_20_39(t, A, B, C, D, E) SHA_ROUND(t, SHA_MIX, (B^C^D) , 0x6ed9eba1, A, B, C, D, E ) argument
66 #define T_40_59(t, A, B, C, D, E) SHA_ROUND(t, SHA_MIX, ((B&C)+(D&(B^C))) , 0x8f1bbcdc, A, B, C, D,… argument
67 #define T_60_79(t, A, B, C, D, E) SHA_ROUND(t, SHA_MIX, (B^C^D) , 0xca62c1d6, A, B, C, D, E ) argument
89 __u32 A, B, C, D, E; in sha1_transform() local
92 A = digest[0]; in sha1_transform()
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dat91sam9x5_macb0.dtsi19 <AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB0 periph A */
20 AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB1 periph A */
21 AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB2 periph A */
22 AT91_PIOB 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB3 periph A */
23 AT91_PIOB 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB4 periph A */
24 AT91_PIOB 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB5 periph A */
25 AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB6 periph A */
26 AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB7 periph A */
27 AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB9 periph A */
28 AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB10 periph A */
[all …]
H A Dsama5d3_gmac.dtsi19 <AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB0 periph A GTX0, conflicts with PWMH0 */
20 AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB1 periph A GTX1, conflicts with PWML0 */
21 AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB2 periph A GTX2, conflicts with TK1 */
22 AT91_PIOB 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB3 periph A GTX3, conflicts with TF1 */
23 AT91_PIOB 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB4 periph A GRX0, conflicts with PWMH1 */
24 AT91_PIOB 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB5 periph A GRX1, conflicts with PWML1 */
25 AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB6 periph A GRX2, conflicts with TD1 */
26 AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB7 periph A GRX3, conflicts with RK1 */
41 <AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB8 periph A GTXCK, conflicts with PWMH2 */
42 AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB9 periph A GTXEN, conflicts with PWML2 */
[all …]
/linux/drivers/gpu/drm/i915/selftests/
H A Di915_sw_fence.c98 struct i915_sw_fence *A, *B, *C; in test_dag() local
105 A = alloc_fence(); in test_dag()
106 if (!A) in test_dag()
109 if (i915_sw_fence_await_sw_fence_gfp(A, A, GFP_KERNEL) != -EINVAL) { in test_dag()
120 i915_sw_fence_await_sw_fence_gfp(A, B, GFP_KERNEL); in test_dag()
121 if (i915_sw_fence_await_sw_fence_gfp(B, A, GFP_KERNEL) != -EINVAL) { in test_dag()
140 if (i915_sw_fence_await_sw_fence_gfp(C, A, GFP_KERNEL) != -EINVAL) { in test_dag()
144 if (i915_sw_fence_await_sw_fence_gfp(A, C, GFP_KERNEL) == -EINVAL) { in test_dag()
149 i915_sw_fence_commit(A); in test_dag()
162 if (!i915_sw_fence_done(A)) { in test_dag()
[all …]
/linux/Documentation/i2c/
H A Dsmbus-protocol.rst43 A, NA (1 bit) Acknowledge (ACK) and Not Acknowledge (NACK) bit
48 Data (8 bits) A plain data byte. DataLow and DataHigh represent the low and
50 Count (8 bits) A data byte containing the length of a block operation.
62 S Addr Rd/Wr [A] P
77 S Addr Rd [A] [Data] NA P
92 S Addr Wr [A] Data [A] P
105 S Addr Wr [A] Comm [A] Sr Addr Rd [A] [Data] NA P
119 S Addr Wr [A] Comm [A] Sr Addr Rd [A] [DataLow] A [DataHigh] NA P
139 S Addr Wr [A] Comm [A] Data [A] P
153 S Addr Wr [A] Comm [A] DataLow [A] DataHigh [A] P
[all …]
H A Di2c-protocol.rst15 A, NA (1 bit) Acknowledge (ACK) and Not Acknowledge (NACK) bit
18 Data (8 bits) A plain data byte.
30 S Addr Wr [A] Data [A] Data [A] ... [A] Data [A] P
38 S Addr Rd [A] [Data] A [Data] A ... A [Data] NA P
50 S Addr Rd [A] [Data] NA S Addr Wr [A] Data [A] P
62 client. Setting this flag treats any [NA] as [A], and all of
67 In a read message, master A/NA bit is skipped.
70 In a combined transaction, no 'S Addr Wr/Rd [A]' is generated at some
74 S Addr Rd [A] [Data] NA Data [A] P
91 S Addr Rd [A] Data [A] Data [A] ... [A] Data [A] P
/linux/drivers/atm/
H A Diphase.h74 #define IF_LOUD(A) IF_IADBG(IF_IADBG_LOUD) { A } argument
75 #define IF_ERR(A) IF_IADBG(IF_IADBG_ERR) { A } argument
76 #define IF_VERY_LOUD(A) IF_IADBG( IF_IADBG_VERY_LOUD ) { A } argument
78 #define IF_INIT_ADAPTER(A) IF_IADBG( IF_IADBG_INIT_ADAPTER ) { A } argument
79 #define IF_INIT(A) IF_IADBG( IF_IADBG_INIT_ADAPTER ) { A } argument
80 #define IF_SUNI_STAT(A) IF_IADBG( IF_IADBG_SUNI_STAT ) { A } argument
81 #define IF_QUERY_INFO(A) IF_IADBG( IF_IADBG_QUERY_INFO ) { A } argument
82 #define IF_COPY_OVER(A) IF_IADBG( IF_IADBG_COPY_OVER ) { A } argument
84 #define IF_INTR(A) IF_IADBG( IF_IADBG_INTR ) { A } argument
85 #define IF_DIS_INTR(A) IF_IADBG( IF_IADBG_DIS_INTR ) { A } argument
[all …]
/linux/Documentation/arch/arm64/
H A Dsilicon-errata.rst15 Category A A critical error without a viable workaround.
16 Category B A significant or critical error with an acceptable
18 Category C A minor error that is not expected to occur under normal
28 sequence of code, or configuring the processor in a particular way. A
30 a Category A erratum into a Category C erratum. These are collectively
101 | ARM | Cortex-A57 | #852523 | N/A |
109 | ARM | Cortex-A72 | #853709 | N/A |
125 | ARM | Cortex-A76 | #1490853 | N/A |
129 | ARM | Cortex-A77 | #1491015 | N/A |
153 | ARM | Cortex-X1 | #1502854 | N/A |
[all …]
/linux/drivers/gpu/drm/nouveau/include/nvhw/
H A Ddrf.h66 #define NVVAL(A...) NVVAL_(X, ##A, NVVAL_I, NVVAL_N)(X, ##A) argument
71 #define NVDEF(A...) NVDEF_(X, ##A, NVDEF_I, NVDEF_N)(X, ##A) argument
77 #define NVVAL_GET(A...) NVVAL_GET_(X, ##A, NVVAL_GET_I, NVVAL_GET_N)(X, ##A) argument
83 #define NVVAL_TEST(A...) NVVAL_TEST_(X, ##A, NVVAL_TEST_I, NVVAL_TEST_N)(X, ##A) argument
88 #define NVDEF_TEST(A...) NVDEF_TEST_(X, ##A, NVDEF_TEST_I, NVDEF_TEST_N)(X, ##A) argument
94 #define NVVAL_SET(A...) NVVAL_SET_(X, ##A, NVVAL_SET_I, NVVAL_SET_N)(X, ##A) argument
99 #define NVDEF_SET(A...) NVDEF_SET_(X, ##A, NVDEF_SET_I, NVDEF_SET_N)(X, ##A) argument
108 #define NVVAL_MW_GET(A...) NVVAL_MW_GET_(X, ##A, NVVAL_MW_GET_I, NVVAL_MW_GET_N)(X, ##A) argument
118 #define NVVAL_MW_SET(A...) NVVAL_MW_SET_(X, ##A, NVVAL_MW_SET_I, NVVAL_MW_SET_N)(X, ##A) argument
123 #define NVDEF_MW_SET(A...) NVDEF_MW_SET_(X, ##A, NVDEF_MW_SET_I, NVDEF_MW_SET_N)(X, ##A) argument
[all …]
/linux/Documentation/translations/it_IT/i2c/
H A Di2c-protocol.rst15 A, NA (1 bit) Bit di riconoscimento (ACK) e di non riconoscimento (NACK).
30 S Addr Wr [A] Dati [A] Dati [A] ... [A] Dati [A] P
38 S Addr Rd [A] [Dati] A [Dati] A ... A [Dati] NA P
50 S Addr Rd [A] [Dati] NA S Addr Wr [A] Dati [A] P
63 [A] e tutto il messaggio viene inviato.
68 In un messaggio di lettura, il bit A/NA del master viene saltato.
72 "S Addr Wr/Rd [A]".
76 S Addr Rd [A] [Dati] NA Dati [A] P
94 S Addr Rd [A] Dati [A] Dati [A] ... [A] Dati [A] P
/linux/arch/x86/crypto/
H A Dsha1_ssse3_asm.S114 mov (HASH_PTR), A
128 RR F1,A,B,C,D,E,0
129 RR F1,D,E,A,B,C,2
130 RR F1,B,C,D,E,A,4
131 RR F1,E,A,B,C,D,6
132 RR F1,C,D,E,A,B,8
134 RR F1,A,B,C,D,E,10
135 RR F1,D,E,A,B,C,12
136 RR F1,B,C,D,E,A,14
137 RR F1,E,A,B,C,D,16
[all …]
/linux/drivers/gpu/drm/nouveau/include/nvif/
H A Dobject.h116 #define NVIF_RD32(p,A...) DRF_RD(NVIF_RD32_, (p), 0, ##A)
117 #define NVIF_RV32(p,A...) DRF_RV(NVIF_RD32_, (p), 0, ##A)
118 #define NVIF_TV32(p,A...) DRF_TV(NVIF_RD32_, (p), 0, ##A)
119 #define NVIF_TD32(p,A...) DRF_TD(NVIF_RD32_, (p), 0, ##A)
120 #define NVIF_WR32(p,A...) DRF_WR( NVIF_WR32_, (p), 0, ##A)
127 NVIF_RD32(p,A...) global() argument
128 NVIF_RV32(p,A...) global() argument
129 NVIF_TV32(p,A...) global() argument
130 NVIF_TD32(p,A...) global() argument
131 NVIF_WR32(p,A...) global() argument
132 NVIF_WV32(p,A...) global() argument
133 NVIF_WD32(p,A...) global() argument
134 NVIF_MR32(p,A...) global() argument
135 NVIF_MV32(p,A...) global() argument
136 NVIF_MD32(p,A...) global() argument
[all...]
/linux/net/batman-adv/
H A DKconfig2 # Copyright (C) B.A.T.M.A.N. contributors:
7 # B.A.T.M.A.N meshing protocol
11 tristate "B.A.T.M.A.N. Advanced Meshing Protocol"
14 B.A.T.M.A.N. (better approach to mobile ad-hoc networking) is
21 bool "B.A.T.M.A.N. V protocol"
25 This option enables the B.A.T.M.A.N. V protocol, the successor
26 of the currently used B.A.T.M.A.N. IV protocol. The main
31 B.A.T.M.A.N. V is currently considered experimental and not
32 compatible to B.A.T.M.A.N. IV networks.
79 bool "B.A.T.M.A.N. debugging"
[all …]
/linux/Documentation/translations/zh_CN/driver-api/
H A Dio_ordering.rst28 CPU A: spin_lock_irqsave(&dev_lock, flags)
29 CPU A: val = readl(my_status);
30 CPU A: ...
31 CPU A: writel(newval, ring_ptr);
32 CPU A: spin_unlock_irqrestore(&dev_lock, flags)
45 CPU A: spin_lock_irqsave(&dev_lock, flags)
46 CPU A: val = readl(my_status);
47 CPU A: ...
48 CPU A: writel(newval, ring_ptr);
49 CPU A: (void)readl(safe_register); /* 配置寄存器？*/
[all …]
/linux/tools/testing/selftests/powerpc/copyloops/asm/
H A Dppc_asm.h26 #define _GLOBAL(A) FUNC_START(test_ ## A) argument
27 #define _GLOBAL_TOC(A) _GLOBAL(A) argument
28 #define _GLOBAL_TOC_KASAN(A) _GLOBAL(A) argument
29 #define _GLOBAL_KASAN(A) _GLOBAL(A) argument
32 #define PPC_MTOCRF(A, B) mtocrf A, B argument
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dppevvmath.h66 static fInt fSubtract (fInt A, fInt B); /* Returns A-B - Sometimes easier than Ad…
68 static fInt fDivide (fInt A, fInt B); /* Returns A/B */
77 static bool GreaterThan(fInt A, fInt B); /* Returns true if A > B */
97 static int GetReal (fInt A); /* Internal function */
322 static bool Equal(fInt A, fInt B) in Equal() argument
324 if (A.full == B.full) in Equal()
330 static bool GreaterThan(fInt A, fInt B) in GreaterThan() argument
332 if (A.full > B.full) in GreaterThan()
383 static int ConvertBackToInteger (fInt A) /*THIS is the function that will be used to check with the… in ConvertBackToInteger() argument
387 scaledReal.full = GetReal(A) * uPow(10, PRECISION-1); /* DOUBLE CHECK THISSSS!!! */ in ConvertBackToInteger()
[all …]
/linux/arch/arm/mach-omap1/
H A Dmux.c45 MUX_CFG("UART3_BCLK", A, 0, 0, 2, 6, 0, NA, 0, 0)
46 MUX_CFG("Y15_1610_UART3_RTS", A, 0, 1, 2, 6, 0, NA, 0, 0)
67 MUX_CFG("USB1_VP", A, 3, 1, 2, 7, 0, NA, 0, 1)
68 MUX_CFG("USB1_VM", A, 6, 1, 2, 8, 0, NA, 0, 1)
69 MUX_CFG("USB1_RCV", A, 9, 1, 2, 9, 0, NA, 0, 1)
70 MUX_CFG("USB1_SPEED", A, 12, 2, 2, 10, 0, NA, 0, 1)
71 MUX_CFG("R13_1610_USB1_SPEED", A, 12, 5, 2, 10, 0, NA, 0, 1)
72 MUX_CFG("R13_1710_USB1_SEO", A, 12, 5, 2, 10, 0, NA, 0, 1)
90 MUX_CFG("Y15_1610_GPIO17", A, 0, 7, 2, 6, 0, NA, 0, 1)
106 MUX_CFG("V10_1610_MPUIO7", A, 24, 2, 2, 14, 0, 2, 0, 1)
[all …]
/linux/Documentation/ABI/testing/
H A Ddebugfs-olpc7 A generic interface for executing OLPC Embedded Controller commands and
10 To execute a command, write data with the format: CC:N A A A A
11 CC is the (hex) command, N is the count of expected reply bytes, and A A A A
/linux/Documentation/filesystems/
H A Dsharedsubtree.rst23 A process wants to clone its own namespace, but still wants to access the CD
42 2a) A shared mount can be replicated to as many mountpoints and all the
86 2b) A slave mount is like a shared mount except that mount and umount events
129 2c) A private mount does not forward or receive propagation.
134 2d) A unbindable mount is a unbindable private mount
164 A) A process wants to clone its own namespace, but still wants to
182 B) A process wants its mounts invisible to any other process, but
192 A new process can clone off a new namespace. And mark some part
234 A user can request v3 version of the file /usr/fs/namespace.c
250 A given mount can be in one of the following states
[all …]
/linux/Documentation/driver-api/
H A Dio_ordering.rst9 chipset to flush pending writes to the device before any reads are posted. A
15 A more concrete example from a hypothetical device driver::
18 CPU A: spin_lock_irqsave(&dev_lock, flags)
19 CPU A: val = readl(my_status);
20 CPU A: ...
21 CPU A: writel(newval, ring_ptr);
22 CPU A: spin_unlock_irqrestore(&dev_lock, flags)
35 CPU A: spin_lock_irqsave(&dev_lock, flags)
36 CPU A: val = readl(my_status);
37 CPU A: ...
[all …]
/linux/Documentation/translations/zh_TW/
H A Dio_ordering.txt35 CPU A: spin_lock_irqsave(&dev_lock, flags)
36 CPU A: val = readl(my_status);
37 CPU A: ...
38 CPU A: writel(newval, ring_ptr);
39 CPU A: spin_unlock_irqrestore(&dev_lock, flags)
52 CPU A: spin_lock_irqsave(&dev_lock, flags)
53 CPU A: val = readl(my_status);
54 CPU A: ...
55 CPU A: writel(newval, ring_ptr);
56 CPU A: (void)readl(safe_register); /* 配置寄存器？*/
[all …]

12345678910>>...110