Home
last modified time | relevance | path

Searched refs:CHELSIO_T5 (Results 1 – 7 of 7) sorted by relevance

/illumos-gate/usr/src/uts/common/io/cxgbe/common/
H A Dt4_chip_type.h42 #define CHELSIO_T5 0x5 macro
69 T5_A0 = CHELSIO_CHIP_CODE(CHELSIO_T5, 0),
70 T5_A1 = CHELSIO_CHIP_CODE(CHELSIO_T5, 1),
H A Dcommon.c87 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5); in is_t5()
H A Dt4_hw.c150 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_hw_pci_read_cfg4()
1080 case CHELSIO_T5: in t4_get_regs_len()
2902 case CHELSIO_T5: in t4_get_regs()
3900 case CHELSIO_T5: in t4_check_fw_version()
4755 if (CHELSIO_CHIP_VERSION(adapter->params.chip) >= CHELSIO_T5) { in sge_intr_handler()
4764 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in sge_intr_handler()
4991 (chip_ver <= CHELSIO_T5) ? in le_intr_handler()
5388 u32 pf = (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5 in t4_intr_enable()
5392 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4_intr_enable()
5418 u32 pf = (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5 in t4_intr_disable()
[all …]
/illumos-gate/usr/src/cmd/cxgbetool/
H A Dcudbg_view.c100 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5); in is_t5()
322 case CHELSIO_T5: in cudbg_print_cudbg_header()
1914 if (CHELSIO_CHIP_VERSION(chip) > CHELSIO_T5) { in view_pm_stats()
2057 if (CHELSIO_CHIP_VERSION(struct_rss_conf->chip) > CHELSIO_T5) { in view_rss_config()
2087 if (CHELSIO_CHIP_VERSION(struct_rss_conf->chip) > CHELSIO_T5) { in view_rss_config()
2107 if (CHELSIO_CHIP_VERSION(struct_rss_conf->chip) <= CHELSIO_T5) { in view_rss_config()
2542 if (CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5) in view_reg_dump()
3608 if (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5) in view_up_cim_indirect()
3616 if (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5) in view_up_cim_indirect()
4445 if (CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5) in view_tp_indirect()
[all …]
/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dcudbg_lib.c1026 if (CHELSIO_CHIP_VERSION(padap->params.chip) <= CHELSIO_T5) { in fill_meminfo()
1131 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in fill_meminfo()
1148 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in fill_meminfo()
3367 if (CHELSIO_CHIP_VERSION(padap->params.chip) <= CHELSIO_T5) { in collect_tid()
3780 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in collect_le_tcam()
H A Dt4_sge.c302 case CHELSIO_T5: in t4_sge_init()
1189 V_FW_IQ_CMD_FL0FBMIN(chip_ver <= CHELSIO_T5 ? in alloc_iq_fl()
1191 V_FW_IQ_CMD_FL0FBMAX(chip_ver <= CHELSIO_T5 ? in alloc_iq_fl()
H A Dt4_nexus.c1091 case CHELSIO_T5: in prep_firmware()
1317 case CHELSIO_T5: in upload_config_file()