| /freebsd/lib/libc/arm/aeabi/ |
| H A D | aeabi_vfp.h | 53 #define LOAD_DREG(vreg, reg0, reg1) vmov vreg, reg1, reg0
54 #define UNLOAD_DREG(reg0, reg1, vreg) vmov reg1, reg0, vreg
56 #define LOAD_DREG(vreg, reg0, reg1) vmov vreg, reg0, reg1
57 #define UNLOAD_DREG(reg0, reg1, vreg) vmov reg0, reg1, vreg
60 #define LOAD_SREGS(vreg0, vreg1, reg0, reg1) vmov vreg0, vreg1, reg0, reg1
61 #define LOAD_SREG(vreg, reg) vmov vreg, reg
62 #define UNLOAD_SREG(reg, vreg) vmov reg, vreg
|
| /freebsd/contrib/llvm-project/compiler-rt/lib/builtins/arm/ |
| H A D | comparesf2.S | 47 vmov r0, s0
48 vmov r1, s1
224 vmov r0, s0
225 vmov r1, s1
252 vmov s0, r0
253 vmov s1, r1
|
| H A D | addsf3vfp.S | 23 vmov s14, r0 // move first param from r0 into float register
24 vmov s15, r1 // move second param from r1 into float register
26 vmov r0, s14 // move result back to r0
|
| H A D | divsf3vfp.S | 23 vmov s14, r0 // move first param from r0 into float register
24 vmov s15, r1 // move second param from r1 into float register
26 vmov r0, s13 // move result back to r0
|
| H A D | fixsfsivfp.S | 23 vmov r0, s0
25 vmov s15, r0 // load float register from R0
27 vmov r0, s15 // move s15 to result register
|
| H A D | floatsisfvfp.S | 22 vmov s0, r0
25 vmov s15, r0 // move int to float register s15
27 vmov r0, s15 // move s15 to result register
|
| H A D | mulsf3vfp.S | 23 vmov s14, r0 // move first param from r0 into float register
24 vmov s15, r1 // move second param from r1 into float register
27 vmov r0, s13 // move result back to r0
|
| H A D | subsf3vfp.S | 24 vmov s14, r0 // move first param from r0 into float register
25 vmov s15, r1 // move second param from r1 into float register
27 vmov r0, s14 // move result back to r0
|
| H A D | fixunssfsivfp.S | 24 vmov r0, s0
26 vmov s15, r0 // load float register from R0
28 vmov r0, s15 // move s15 to result register
|
| H A D | floatunssisfvfp.S | 22 vmov s0, r0
25 vmov s15, r0 // move int to float register s15
27 vmov r0, s15 // move s15 to result register
|
| H A D | fixdfsivfp.S | 23 vmov r0, s0
25 vmov d7, r0, r1 // load double register from R0/R1 define
27 vmov r0, s15 // move s15 to result register
|
| H A D | fixunsdfsivfp.S | 24 vmov r0, s0
26 vmov d7, r0, r1 // load double register from R0/R1 define
28 vmov r0, s15 // move s15 to result register
|
| H A D | floatsidfvfp.S | 22 vmov s0, r0
25 vmov s15, r0 // move int to float register s15
27 vmov r0, r1, d7 // move d7 to result register pair r0/r1
|
| H A D | floatunssidfvfp.S | 22 vmov s0, r0
25 vmov s15, r0 // move int to float register s15
27 vmov r0, r1, d7 // move d7 to result register pair r0/r1
|
| H A D | divdf3vfp.S | 23 vmov d6, r0, r1 // move first param from r0/r1 pair into d6 define
24 vmov d7, r2, r3 // move second param from r2/r3 pair into d7 define
26 vmov r0, r1, d5 // move result back to r0/r1 pair
|
| H A D | muldf3vfp.S | 23 vmov d6, r0, r1 // move first param from r0/r1 pair into d6 define
24 vmov d7, r2, r3 // move second param from r2/r3 pair into d7 define
26 vmov r0, r1, d6 // move result back to r0/r1 pair
|
| H A D | subdf3vfp.S | 23 vmov d6, r0, r1 // move first param from r0/r1 pair into d6 define
24 vmov d7, r2, r3 // move second param from r2/r3 pair into d7 define
26 vmov r0, r1, d6 // move result back to r0/r1 pair
|
| H A D | adddf3vfp.S | 22 vmov d6, r0, r1 // move first param from r0/r1 pair into d6 define
23 vmov d7, r2, r3 // move second param from r2/r3 pair into d7 define
25 vmov r0, r1, d6 // move result back to r0/r1 pair
|
| H A D | extendsfdf2vfp.S | 24 vmov s15, r0 // load float register from R0
26 vmov r0, r1, d7 // return result in r0/r1 pair
|
| H A D | truncdfsf2vfp.S | 24 vmov d7, r0, r1 // load double from r0/r1 pair define
26 vmov r0, s15 // return result in r0
|
| H A D | eqsf2vfp.S | 24 vmov s14, r0 // move from GPR 0 to float register
25 vmov s15, r1 // move from GPR 1 to float register
|
| H A D | gesf2vfp.S | 24 vmov s14, r0 // move from GPR 0 to float register
25 vmov s15, r1 // move from GPR 1 to float register
|
| H A D | gtsf2vfp.S | 24 vmov s14, r0 // move from GPR 0 to float register
25 vmov s15, r1 // move from GPR 1 to float register
|
| /freebsd/sys/crypto/openssl/arm/ |
| H A D | ghashv8-armx.S | 21 vmov.i8 q11,#0xe1
50 vmov d4,d3 @ Xh|Xm - 256-bit result define
51 vmov d3,d0 @ Xm is rotated Xl define
70 vmov.i8 q11,#0xe1
89 vmov d4,d3 @ Xh|Xm - 256-bit result define
90 vmov d3,d0 @ Xm is rotated Xl define
128 vmov.i8 q11,#0xe1
185 vmov d4,d3 @ Xh|Xm - 256-bit result define
186 vmov d3,d0 @ Xm is rotated Xl define
222 vmov d4,d3 @ Xh|Xm - 256-bit result define
[all …]
|
| H A D | bsaes-armv7.S | 125 vmov.i8 q8,#0x55 @ compose .LBS0
126 vmov.i8 q9,#0x33 @ compose .LBS1
151 vmov.i8 q8,#0x0f @ compose .LBS2
252 vmov q8, q10
290 vmov q12, q8
459 vmov q3, q11
460 @ vmov q5, q9
469 vmov.i8 q8,#0x55 @ compose .LBS0
470 vmov.i8 q9,#0x33 @ compose .LBS1
495 vmov.i8 q8,#0x0f @ compose .LBS2
[all …]
|