| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZShortenInst.cpp | 68 MI.tieOperands(0, 1); in tieOpsIfNeeded()
363 MI.tieOperands(0, 1); in processBlock()
|
| H A D | SystemZPostRewrite.cpp | 240 MI.tieOperands(0, 1); in selectMI()
|
| H A D | SystemZInstrInfo.cpp | 188 MI.tieOperands(0, 1); in expandRIEPseudo()
772 UseMI.tieOperands(0, 1); in foldImmediate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86CompressEVEX.cpp | 297 MI.tieOperands(0, 1); in CompressEVEXImpl()
|
| H A D | X86SuppressAPXForReloc.cpp | 199 MI.tieOperands(0, 1); in handleNDDOrNFInstructions()
|
| H A D | X86ExpandPseudo.cpp | 860 MI.tieOperands(0, 1); in expandMI()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIShrinkInstructions.cpp | 407 MI.tieOperands( in shrinkMIMG()
595 MI.tieOperands(0, 2); in shrinkScalarLogicOp()
917 MI.tieOperands(0, 1); in run()
|
| H A D | SIPeepholeSDWA.cpp | 650 MI.tieOperands(AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vdst), in convertToSDWA()
|
| H A D | SIRegisterInfo.cpp | 1964 MIB->tieOperands(0, MIB->getNumOperands() - 1); in buildSpillLoadStore()
2966 MI->tieOperands(NewVDst, NewVDstIn); in eliminateFrameIndex()
|
| H A D | SIInstrInfo.cpp | 1042 MIB->tieOperands(0, MIB->getNumOperands() - 1); in copyPhysReg()
2370 MIB->tieOperands(ImpDefIdx, ImpUseIdx); in expandPostRAPseudo()
2409 MIB->tieOperands(ImpDefIdx, ImpUseIdx); in expandPostRAPseudo()
6489 Inst.tieOperands(NewVDst, NewVDstIn); in moveFlatAddrToVGPR()
|
| H A D | AMDGPUInstructionSelector.cpp | 2495 MovSDWA->tieOperands(0, MovSDWA->getNumOperands() - 1); in selectG_TRUNC()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InlineAsmLowering.cpp | 422 Inst->tieOperands(DefRegIdx, Inst->getNumOperands() - 1); in lowerInlineAsm()
|
| H A D | Utils.cpp | 195 I.tieOperands(DefIdx, OpI); in constrainSelectedInstRegOperands()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | FixupStatepointCallerSaved.cpp | 531 MIB->tieOperands(NewIndices[OldDef], MIB->getNumOperands() - 1); in rewriteStatepoint()
|
| H A D | MachineInstr.cpp | 284 tieOperands(DefIdx, OpNo); in addOperand()
1189 void MachineInstr::tieOperands(unsigned DefIdx, unsigned UseIdx) { in tieOperands() function in MachineInstr
2726 tieOperands(Tie1, Tie2); in insert()
|
| H A D | InlineSpiller.cpp | 993 MI->tieOperands(Tied.first, Tied.second); in foldMemoryOperand()
|
| H A D | TargetInstrInfo.cpp | 636 NewMI->tieOperands(TiedTo, NewMI->getNumOperands() - 1); in foldPatchpoint()
|
| H A D | TargetLoweringBase.cpp | 1269 MIB->tieOperands(TiedTo, MIB->getNumOperands() - 1); in emitPatchPoint()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 1217 MI->tieOperands(Def++, Use); in EmitMachineNode()
1394 MIB->tieOperands(DefIdx + j, UseIdx + j); in EmitSpecialNode()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 534 NewMI->tieOperands(0, NewMI->getNumOperands() - 1); in optimizeSelect()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonExpandCondsets.cpp | 507 DefI->tieOperands(DefIdx, DefI->getNumOperands()-1); in updateDeadsInRange()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstr.h | 1649 LLVM_ABI void tieOperands(unsigned DefIdx, unsigned UseIdx);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.cpp | 945 MI.tieOperands(1, 3); in createScratchRegisterForInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIParser.cpp | 1741 MI.tieOperands(TiedPair.first, TiedPair.second); in assignRegisterTies()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 2236 NewMI->tieOperands(0, NewMI->getNumOperands() - 1); in optimizeSelect()
|