Home
last modified time | relevance | path

Searched refs:sub2 (Results 1 – 21 of 21) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.td45 list<SubRegIndex> ret3 = [sub0, sub1, sub2];
46 list<SubRegIndex> ret4 = [sub0, sub1, sub2, sub3];
47 list<SubRegIndex> ret5 = [sub0, sub1, sub2, sub3, sub4];
48 list<SubRegIndex> ret6 = [sub0, sub1, sub2, sub3, sub4, sub5];
49 list<SubRegIndex> ret7 = [sub0, sub1, sub2, sub3, sub4, sub5, sub6];
50 list<SubRegIndex> ret8 = [sub0, sub1, sub2, sub3, sub4, sub5, sub6, sub7];
51 list<SubRegIndex> ret9 = [sub0, sub1, sub2, sub3, sub4, sub5, sub6, sub7, sub8];
52 list<SubRegIndex> ret10 = [sub0, sub1, sub2, sub3,
55 list<SubRegIndex> ret11 = [sub0, sub1, sub2, sub3,
58 list<SubRegIndex> ret12 = [sub0, sub1, sub2, sub3,
[all …]
H A DR600RegisterInfo.cpp26 R600::sub0, R600::sub1, R600::sub2, R600::sub3, in getSubRegFromChannel()
H A DR600MachineScheduler.cpp255 case R600::sub2: in getAluKind()
H A DR600RegisterInfo.td23 let SubRegIndices = [sub0, sub1, sub2, sub3];
H A DR600Instructions.td1739 def : Extract_Element <f32, v4f32, 2, sub2>;
1744 def : Insert_Element <f32, v4f32, 2, sub2>;
1749 def : Extract_Element <i32, v4i32, 2, sub2>;
1754 def : Insert_Element <i32, v4i32, 2, sub2>;
H A DSIFrameLowering.cpp784 Register Rsrc2 = TRI->getSubReg(ScratchRsrcReg, AMDGPU::sub2); in emitEntryFunctionScratchRsrcRegSetup()
H A DSILoadStoreOptimizer.cpp1835 {AMDGPU::sub2, AMDGPU::sub2_sub3, AMDGPU::sub2_sub3_sub4, AMDGPU::sub2_sub3_sub4_sub5}, in getSubRegIdxs()
H A DSIISelLowering.cpp14810 case AMDGPU::sub2: return 2; in SubIdx2Lane()
14976 case AMDGPU::sub1: Idx = AMDGPU::sub2; break; in adjustWritemask()
14977 case AMDGPU::sub2: Idx = AMDGPU::sub3; break; in adjustWritemask()
15344 DAG.getTargetConstant(AMDGPU::sub2, DL, MVT::i32), in buildRSRC()
H A DSIInstrInfo.cpp3305 AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, in insertSelect()
6546 .addImm(AMDGPU::sub2) in extractRsrcPtr()
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Darmada3700-periph-clock.txt47 11 usb32-sub2-sys USB 2 clock
/freebsd/sys/contrib/device-tree/Bindings/net/wireless/
H A Dmarvell-8xxx.txt29 "marvell,caldata-txpwrlimit-5g-sub2" (length = 750).
/freebsd/contrib/file/magic/Magdir/
H A Dicc71 # Profile version major.4bit-minor.sub1.sub2 like 4.3.0.0 (04300000h)
/freebsd/sys/contrib/openzfs/module/zstd/lib/decompress/
H A Dzstd_decompress_block.c585 int const sub2 = dec64table[offset]; in ZSTD_overlapCopy8() local
592 *ip -= sub2; in ZSTD_overlapCopy8()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/
H A DCombine.td1721 (G_SUB $sub2, $C, $A),
1722 (G_ADD $root, $sub1, $sub2)),
1729 (G_SUB $sub2, $B, $C),
1730 (G_ADD $root, $sub1, $sub2)),
/freebsd/sys/contrib/zstd/lib/decompress/
H A Dzstd_decompress_block.c765 int const sub2 = dec64table[offset]; in ZSTD_overlapCopy8() local
772 *ip -= sub2; in ZSTD_overlapCopy8()
/freebsd/sys/contrib/device-tree/src/arm/rockchip/
H A Drk3288-veyron-jerry.dts167 marvell,caldata-txpwrlimit-5g-sub2 = /bits/ 8 <
/freebsd/sys/contrib/zstd/lib/legacy/
H A Dzstd_v04.c2919 const int sub2 = dec64table[sequence.offset]; in ZSTD_execSequence() local
2926 match -= sub2; in ZSTD_execSequence()
H A Dzstd_v05.c3274 const int sub2 = dec64table[sequence.offset]; in ZSTDv05_execSequence() local
3281 match -= sub2; in ZSTDv05_execSequence()
H A Dzstd_v06.c3410 int const sub2 = dec64table[sequence.offset]; in ZSTDv06_execSequence() local
3417 match -= sub2; in ZSTDv06_execSequence()
H A Dzstd_v07.c3637 int const sub2 = dec64table[sequence.offset]; in ZSTDv07_execSequence() local
3644 match -= sub2; in ZSTDv07_execSequence()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCInstrInfo.td294 defm SUB2 : ArcBinaryGEN4Inst<0b011000, "sub2">;