Home
last modified time | relevance | path

Searched refs:smin (Results 1 – 25 of 80) sorted by relevance

1234

/freebsd/tools/regression/p1003_1b/
H A Dsched.c64 int smin; in checkpris() local
69 if ( (smin = sched_get_priority_min(sched)) == -1 && errno) in checkpris()
75 if (smax - smin + 1 < 32 || smax < smin) { in checkpris()
77 sched_text(sched), smin, smax); in checkpris()
83 sched_text(sched), smin, smax); in checkpris()
/freebsd/contrib/ncurses/form/
H A Dfrm_def.c242 form->page[page_nr].smin = fld->index; in Connect_Fields()
247 form->page[page_nr].smin = 0; in Connect_Fields()
H A Dform.h78 short smin; /* index of top leftmost field on page */ member
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFCheckAndAdjustIR.cpp213 case Intrinsic::smin: in sinkMinMaxInBB()
278 if (ICmpInst::isSigned(P) && IID != Intrinsic::smin && in sinkMinMaxInBB()
286 bool IsMin = IID == Intrinsic::smin || IID == Intrinsic::umin; in sinkMinMaxInBB()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DIntrinsicInst.h62 case Intrinsic::smin: in isAssociative()
80 case Intrinsic::smin: in isCommutative()
757 case Intrinsic::smin: in classof()
778 case Intrinsic::smin: in getPredicate()
809 case Intrinsic::smin: in getSaturationPoint()
H A DConstantRange.h454 ConstantRange smin(const ConstantRange &Other) const;
H A DVPIntrinsics.def211 // llvm.vp.smin(x,y,mask,vlen)
215 VP_PROPERTY_FUNCTIONAL_INTRINSIC(smin)
684 // llvm.vp.reduce.smin(start,x,mask,vlen)
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DConstantRange.cpp1006 case Intrinsic::smin: in isIntrinsicSupported()
1033 case Intrinsic::smin: in intrinsic()
1034 return Ops[0].smin(Ops[1]); in intrinsic()
1296 ConstantRange::smin(const ConstantRange &Other) const { in smin() function in ConstantRange
1301 APInt NewL = APIntOps::smin(getSignedMin(), Other.getSignedMin()); in smin()
1302 APInt NewU = APIntOps::smin(getSignedMax(), Other.getSignedMax()) + 1; in smin()
H A DConstantRangeList.cpp217 APInt End = APIntOps::smin(Range.getUpper(), OtherRange.getUpper()); in intersectWith()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineCalls.cpp1089 assert((MinMaxID == Intrinsic::smax || MinMaxID == Intrinsic::smin || in moveAddAfterMinMax()
1102 bool IsSigned = MinMaxID == Intrinsic::smax || MinMaxID == Intrinsic::smin; in moveAddAfterMinMax()
1201 case Intrinsic::smin: in foldClampRangeOfTwo()
1247 (MinMaxID == Intrinsic::smin && InnerMinMaxID == Intrinsic::umin)) && in reassociateMinMaxWithConstants()
1355 case Intrinsic::smin: in foldShuffledIntrinsicOperands()
1736 case Intrinsic::smin: { in visitCallInst()
1763 if ((IID == Intrinsic::umax || IID == Intrinsic::smin) && in visitCallInst()
1768 if (IID == Intrinsic::smax || IID == Intrinsic::smin) { in visitCallInst()
1796 bool UseAndN = IID == Intrinsic::smin || IID == Intrinsic::umin; in visitCallInst()
1798 if (IID == Intrinsic::smax || IID == Intrinsic::smin) { in visitCallInst()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DMVELaneInterleavingPass.cpp210 case Intrinsic::smin: in tryInterleave()
H A DARMTargetTransformInfo.cpp969 IID = Intrinsic::smin; in getCmpSelInstrCost()
1869 if (IID == Intrinsic::smin || IID == Intrinsic::smax || in getMinMaxReductionCost()
1923 case Intrinsic::smin: in getIntrinsicInstrCost()
1977 IntrinsicCostAttributes Attrs1(IsSigned ? Intrinsic::smin in getIntrinsicInstrCost()
2250 if ((II->getIntrinsicID() == Intrinsic::smin || in canTailPredicateInstruction()
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/
H A DKnownBits.h390 static KnownBits smin(const KnownBits &LHS, const KnownBits &RHS);
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DExpandVectorPredication.cpp294 case Intrinsic::smin: in expandPredicationToIntCall()
465 Builder.CreateBinaryIntrinsic(Intrinsic::smin, Reduction, Start); in expandPredicationInReduction()
/freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/
H A DDXILIntrinsicExpansion.cpp241 return Intrinsic::smin; in getMinForClamp()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVTargetTransformInfo.cpp855 case Intrinsic::smin: in getIntrinsicInstrCost()
870 case Intrinsic::smin: in getIntrinsicInstrCost()
1157 if (IID == Intrinsic::umax || IID == Intrinsic::smin) in getMinMaxReductionCost()
1218 case Intrinsic::smin: in getMinMaxReductionCost()
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DDemandedBits.cpp144 case Intrinsic::smin: in determineLiveOperandBits()
H A DValueTracking.cpp1762 case Intrinsic::smin: in computeKnownBitsFromOperator()
1765 Known = KnownBits::smin(Known, Known2); in computeKnownBitsFromOperator()
2359 case Intrinsic::smin: in isKnownToBeAPowerOfTwo()
3152 case Intrinsic::smin: { in isKnownNonZeroFromOperator()
3701 assert((II->getIntrinsicID() == Intrinsic::smin || in isSignedMinMaxIntrinsicClamp()
3711 if (II->getIntrinsicID() == Intrinsic::smin) in isSignedMinMaxIntrinsicClamp()
4081 case Intrinsic::smin: in ComputeNumSignBitsImpl()
7284 case Intrinsic::smin: in canCreateUndefOrPoison()
7797 case Intrinsic::smin: in propagatesPoison()
8781 case Intrinsic::smax: return Intrinsic::smin; in getInverseMinMaxIntrinsic()
[all …]
H A DConstantFolding.cpp1509 case Intrinsic::smin: in canConstantFoldCallTo()
1856 Acc = APIntOps::smin(Acc, X); in constantFoldVectorReduce()
2793 case Intrinsic::smin: in ConstantFoldIntrinsicCall2()
3190 Product = APIntOps::smin(Product, Max); in ConstantFoldScalarCall3()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DLowerSwitch.cpp424 APInt Min = APIntOps::smin(ValRange.getSignedMin(), Low); in ProcessSwitchInst()
H A DLoopUtils.cpp997 return Intrinsic::smin; in getMinMaxReductionIntrinsicOp()
1020 return Intrinsic::smin; in getMinMaxReductionIntrinsicOp()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SMEInstrInfo.td412 defm SMIN_VG2_2ZZ : sme2_int_sve_destructive_vector_vg2_single<"smin", 0b0000010>;
413 defm SMIN_VG4_4ZZ : sme2_int_sve_destructive_vector_vg4_single<"smin", 0b0000010>;
414 defm SMIN_VG2_2Z2Z : sme2_int_sve_destructive_vector_vg2_multi<"smin", 0b0000010>;
415 defm SMIN_VG4_4Z4Z : sme2_int_sve_destructive_vector_vg4_multi<"smin", 0b0000010>;
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/
H A DSelectionDAGCompat.td169 def : GINodeEquiv<G_SMIN, smin>;
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DGISelKnownBits.cpp345 Known = KnownBits::smin(Known, KnownRHS); in computeKnownBitsImpl()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsMSAInstrInfo.td2396 class MIN_S_B_DESC : MSA_3R_DESC_BASE<"min_s.b", smin, MSA128BOpnd>;
2397 class MIN_S_H_DESC : MSA_3R_DESC_BASE<"min_s.h", smin, MSA128HOpnd>;
2398 class MIN_S_W_DESC : MSA_3R_DESC_BASE<"min_s.w", smin, MSA128WOpnd>;
2399 class MIN_S_D_DESC : MSA_3R_DESC_BASE<"min_s.d", smin, MSA128DOpnd>;
2406 class MINI_S_B_DESC : MSA_I5_DESC_BASE<"mini_s.b", smin, vsplati8_simm5,
2408 class MINI_S_H_DESC : MSA_I5_DESC_BASE<"mini_s.h", smin, vsplati16_simm5,
2410 class MINI_S_W_DESC : MSA_I5_DESC_BASE<"mini_s.w", smin, vsplati32_simm5,
2412 class MINI_S_D_DESC : MSA_I5_DESC_BASE<"mini_s.d", smin, vsplati64_simm5,

1234