Home
last modified time | relevance | path

Searched refs:reg_start (Results 1 – 9 of 9) sorted by relevance

/freebsd/sys/contrib/dev/athk/ath12k/wifi7/
H A Dhal_wcn7850.c630 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_wcn7850()
631 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_HP; in ath12k_hal_srng_create_config_wcn7850()
636 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_SW0_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_wcn7850()
637 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_SW0_RING_HP; in ath12k_hal_srng_create_config_wcn7850()
641 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_wcn7850()
642 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_HP; in ath12k_hal_srng_create_config_wcn7850()
645 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_wcn7850()
646 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_HP; in ath12k_hal_srng_create_config_wcn7850()
649 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_wcn7850()
650 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_HP; in ath12k_hal_srng_create_config_wcn7850()
[all …]
H A Dhal_qcn9274.c878 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_qcn9274()
879 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_HP; in ath12k_hal_srng_create_config_qcn9274()
884 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_SW0_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_qcn9274()
885 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_SW0_RING_HP; in ath12k_hal_srng_create_config_qcn9274()
888 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_qcn9274()
889 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_HP; in ath12k_hal_srng_create_config_qcn9274()
894 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_qcn9274()
895 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_HP; in ath12k_hal_srng_create_config_qcn9274()
898 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_RING_BASE_LSB(hal); in ath12k_hal_srng_create_config_qcn9274()
899 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_HP; in ath12k_hal_srng_create_config_qcn9274()
[all …]
H A Dhal.c127 srng_config->reg_start[HAL_SRNG_REG_GRP_R0] + in ath12k_wifi7_hal_ce_dst_setup()
422 target_reg = srng_config->reg_start[HAL_HP_OFFSET_IN_REG_START]; in ath12k_wifi7_hal_srng_update_shadow_config()
/freebsd/sys/contrib/dev/athk/ath11k/
H A Dhal.c261 srng_config->reg_start[HAL_SRNG_REG_GRP_R0] + in ath11k_hal_ce_dst_setup()
1046 srng->hwreg_base[i] = srng_config->reg_start[i] + in ath11k_hal_srng_setup()
1172 target_reg = srng_config->reg_start[HAL_HP_OFFSET_IN_REG_START]; in ath11k_hal_srng_update_shadow_config()
1252 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()
1253 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_HP(ab); in ath11k_hal_srng_create_config()
1258 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_TCL_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()
1259 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_TCL_RING_HP(ab); in ath11k_hal_srng_create_config()
1262 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()
1263 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_HP(ab); in ath11k_hal_srng_create_config()
1266 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()
[all …]
H A Dhal.h659 u32 reg_start[HAL_SRNG_NUM_REG_GRP]; member
/freebsd/sys/arm64/vmm/io/
H A Dvgic_internal.h104 #define VGIC_REGISTER_RANGE(reg_start, reg_end, reg_size, reg_flags, readf, \ argument
107 .start = (reg_start), \
115 #define VGIC_REGISTER_RANGE_RAZ_WI(reg_start, reg_end, reg_size, reg_flags) \ argument
116 VGIC_REGISTER_RANGE(reg_start, reg_end, reg_size, reg_flags, \
/freebsd/sys/kern/
H A Dsubr_csan.c713 kcsan_bus_space_alloc(bus_space_tag_t tag, bus_addr_t reg_start, in kcsan_bus_space_alloc() argument
719 return (bus_space_alloc(tag, reg_start, reg_end, size, alignment, in kcsan_bus_space_alloc()
/freebsd/sys/contrib/dev/athk/ath12k/
H A Dhal.h1032 u32 reg_start[HAL_SRNG_NUM_REG_GRP]; member
H A Dhal.c612 srng->hwreg_base[i] = srng_config->reg_start[i] + in ath12k_hal_srng_setup()