Home
last modified time | relevance | path

Searched refs:phy_offset (Results 1 – 3 of 3) sorted by relevance

/freebsd/sys/contrib/dev/rtw89/
H A Dpci_be.c555 u32 backup_aspm, phy_offset; in rtw89_pci_disable_eq_be() local
575 phy_offset = gen == 1 ? R_RAC_DIRECT_OFFSET_BE_LANE0_G1 : in rtw89_pci_disable_eq_be()
578 rtw89_write16_clr(rtwdev, phy_offset + RAC_ANA19 * RAC_MULT, in rtw89_pci_disable_eq_be()
586 phy_offset = gen == 1 ? R_RAC_DIRECT_OFFSET_BE_LANE0_G1 : in rtw89_pci_disable_eq_be()
589 rtw89_write16_mask(rtwdev, phy_offset + RAC_ANA0B * RAC_MULT, in rtw89_pci_disable_eq_be()
591 rtw89_write16_clr(rtwdev, phy_offset + RAC_ANA0D * RAC_MULT, in rtw89_pci_disable_eq_be()
597 phy_offset = gen == 1 ? R_RAC_DIRECT_OFFSET_BE_LANE0_G1 : in rtw89_pci_disable_eq_be()
600 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA0D * RAC_MULT, in rtw89_pci_disable_eq_be()
602 rtw89_write16_mask(rtwdev, phy_offset + RAC_ANA10 * RAC_MULT, in rtw89_pci_disable_eq_be()
604 rtw89_write16_clr(rtwdev, phy_offset + RAC_ANA10 * RAC_MULT, in rtw89_pci_disable_eq_be()
[all …]
H A Dpci.c30 u32 *phy_offset) in rtw89_pci_get_phy_offset_by_link_speed() argument
43 *phy_offset = R_RAC_DIRECT_OFFSET_G1; in rtw89_pci_get_phy_offset_by_link_speed()
45 *phy_offset = R_RAC_DIRECT_OFFSET_G2; in rtw89_pci_get_phy_offset_by_link_speed()
2443 u32 phy_offset; in rtw89_pci_disable_eq_ax() local
2462 ret = rtw89_pci_get_phy_offset_by_link_speed(rtwdev, &phy_offset); in rtw89_pci_disable_eq_ax()
2466 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA0D * RAC_MULT, BAC_RX_TEST_EN); in rtw89_pci_disable_eq_ax()
2467 rtw89_write16(rtwdev, phy_offset + RAC_ANA10 * RAC_MULT, ADDR_SEL_PINOUT_DIS_VAL); in rtw89_pci_disable_eq_ax()
2468 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA19 * RAC_MULT, B_PCIE_BIT_RD_SEL); in rtw89_pci_disable_eq_ax()
2470 oobs_val = rtw89_read16_mask(rtwdev, phy_offset + RAC_ANA1F * RAC_MULT, in rtw89_pci_disable_eq_ax()
2485 phy_offset = gen == 1 ? R_RAC_DIRECT_OFFSET_G1 : in rtw89_pci_disable_eq_ax()
[all …]
/freebsd/sys/dev/ixgbe/
H A Dixgbe_phy.c1145 u16 phy_offset, control, eword, edata, block_crc; in ixgbe_reset_phy_nl() local
1208 &phy_offset); in ixgbe_reset_phy_nl()
1217 hw->phy.ops.write_reg(hw, phy_offset, in ixgbe_reset_phy_nl()
1220 phy_offset); in ixgbe_reset_phy_nl()
1222 phy_offset++; in ixgbe_reset_phy_nl()