Home
last modified time | relevance | path

Searched refs:parents (Results 1 – 25 of 646) sorted by relevance

12345678910>>...26

/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mp-nominal.dtsi13 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
29 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
36 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
44 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
51 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
58 assigned-clock-parents = <&clk IMX8MP_SYS_PLL3_OUT>,
67 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
82 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
94 assigned-clock-parents = <&clk IMX8MP_VPU_PLL_OUT>;
100 assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>;
[all …]
H A Dimx8mm-phygate-tauri-l-rs232-rs232.dtso34 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
43 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
H A Dimx8mm-tqma8mqml-mba8mx.dts99 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
106 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
121 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
126 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
H A Dimx8mm-phygate-tauri-l-rs232-rs485.dtso35 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
44 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
/freebsd/lib/libgeom/
H A Dgeom_getxml.c98 geom_getxml_geom(const char *class, const char *geom, int parents) in geom_getxml_geom() argument
111 gctl_ro_param(r, "parents", sizeof(parents), &parents); in geom_getxml_geom()
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-j784s4-j742s2-main-common.dtsi126 assigned-clock-parents = <&k3_clks 157 63>;
291 assigned-clock-parents = <&k3_clks 97 3>;
303 assigned-clock-parents = <&k3_clks 98 3>;
315 assigned-clock-parents = <&k3_clks 99 3>;
327 assigned-clock-parents = <&k3_clks 100 3>;
339 assigned-clock-parents = <&k3_clks 101 3>;
351 assigned-clock-parents = <&k3_clks 102 3>;
363 assigned-clock-parents = <&k3_clks 103 3>;
375 assigned-clock-parents = <&k3_clks 104 3>;
387 assigned-clock-parents = <&k3_clks 105 3>;
[all …]
H A Dk3-j721s2-main.dtsi230 assigned-clock-parents = <&k3_clks 63 2>;
242 assigned-clock-parents = <&k3_clks 64 2>;
254 assigned-clock-parents = <&k3_clks 65 2>;
266 assigned-clock-parents = <&k3_clks 66 2>;
278 assigned-clock-parents = <&k3_clks 67 2>;
290 assigned-clock-parents = <&k3_clks 68 2>;
302 assigned-clock-parents = <&k3_clks 69 2>;
314 assigned-clock-parents = <&k3_clks 70 2>;
326 assigned-clock-parents = <&k3_clks 71 2>;
338 assigned-clock-parents = <&k3_clks 72 2>;
[all …]
H A Dk3-am62-main.dtsi67 assigned-clock-parents = <&k3_clks 157 8>;
76 assigned-clock-parents = <&k3_clks 157 18>;
255 assigned-clock-parents = <&k3_clks 36 3>;
267 assigned-clock-parents = <&k3_clks 37 3>;
279 assigned-clock-parents = <&k3_clks 38 3>;
291 assigned-clock-parents = <&k3_clks 39 3>;
303 assigned-clock-parents = <&k3_clks 40 3>;
315 assigned-clock-parents = <&k3_clks 41 3>;
327 assigned-clock-parents = <&k3_clks 42 3>;
339 assigned-clock-parents = <&k3_clks 43 3>;
[all …]
H A Dk3-j721e-main.dtsi727 assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
736 assigned-clock-parents = <&k3_clks 292 11>;
743 assigned-clock-parents = <&k3_clks 292 0>;
750 assigned-clock-parents = <&k3_clks 292 11>;
787 assigned-clock-parents = <&k3_clks 293 17>, <&k3_clks 293 4>;
796 assigned-clock-parents = <&k3_clks 293 13>;
803 assigned-clock-parents = <&k3_clks 293 0>;
810 assigned-clock-parents = <&k3_clks 293 13>;
847 assigned-clock-parents = <&k3_clks 294 15>, <&k3_clks 294 4>;
856 assigned-clock-parents = <&k3_clks 294 11>;
[all …]
H A Dk3-j7200-main.dtsi718 assigned-clock-parents = <&k3_clks 292 89>;
725 assigned-clock-parents = <&k3_clks 292 85>;
733 assigned-clock-parents = <&k3_clks 292 85>;
741 assigned-clock-parents = <&k3_clks 292 85>;
800 assigned-clock-parents = <&k3_clks 288 13>; /* HFOSC0 */
1259 assigned-clock-parents = <&k3_clks 252 5>;
1268 assigned-clock-parents = <&k3_clks 253 5>;
1278 assigned-clock-parents = <&k3_clks 49 2>;
1290 assigned-clock-parents = <&k3_clks 50 2>, <&k3_clks 313 1>;
1302 assigned-clock-parents = <&k3_clks 51 2>;
[all …]
H A Dk3-am64-main.dtsi256 assigned-clock-parents = <&k3_clks 36 2>;
268 assigned-clock-parents = <&k3_clks 37 2>;
280 assigned-clock-parents = <&k3_clks 38 2>;
292 assigned-clock-parents = <&k3_clks 39 2>;
304 assigned-clock-parents = <&k3_clks 40 2>;
316 assigned-clock-parents = <&k3_clks 41 2>;
328 assigned-clock-parents = <&k3_clks 42 2>;
340 assigned-clock-parents = <&k3_clks 43 2>;
352 assigned-clock-parents = <&k3_clks 44 2>;
364 assigned-clock-parents = <&k3_clks 45 2>;
[all …]
H A Dk3-am65-iot2050-usb3.dtsi13 assigned-clock-parents = <&k3_clks 153 7>, <&k3_clks 153 4>;
17 assigned-clock-parents = <&k3_clks 151 4>, /* set REF_CLK to 20MHz i.e. PER0_PLL/48 */
H A Dk3-j784s4-mcu-wakeup.dtsi173 assigned-clock-parents = <&k3_clks 35 3>;
188 assigned-clock-parents = <&k3_clks 117 3>;
202 assigned-clock-parents = <&k3_clks 118 3>;
216 assigned-clock-parents = <&k3_clks 119 3>;
230 assigned-clock-parents = <&k3_clks 120 3>;
244 assigned-clock-parents = <&k3_clks 121 3>;
258 assigned-clock-parents = <&k3_clks 122 3>;
272 assigned-clock-parents = <&k3_clks 123 3>;
286 assigned-clock-parents = <&k3_clks 124 3>;
300 assigned-clock-parents = <&k3_clks 125 3>;
[all …]
H A Dk3-j721s2-mcu-wakeup.dtsi174 assigned-clock-parents = <&k3_clks 35 2>;
189 assigned-clock-parents = <&k3_clks 83 2>;
203 assigned-clock-parents = <&k3_clks 84 2>;
217 assigned-clock-parents = <&k3_clks 85 2>;
231 assigned-clock-parents = <&k3_clks 86 2>;
245 assigned-clock-parents = <&k3_clks 87 2>;
259 assigned-clock-parents = <&k3_clks 88 2>;
273 assigned-clock-parents = <&k3_clks 89 2>;
287 assigned-clock-parents = <&k3_clks 90 2>;
301 assigned-clock-parents = <&k3_clks 91 2>;
[all …]
H A Dk3-j784s4-j742s2-mcu-wakeup-common.dtsi173 assigned-clock-parents = <&k3_clks 35 3>;
188 assigned-clock-parents = <&k3_clks 117 3>;
202 assigned-clock-parents = <&k3_clks 118 3>;
216 assigned-clock-parents = <&k3_clks 119 3>;
230 assigned-clock-parents = <&k3_clks 120 3>;
244 assigned-clock-parents = <&k3_clks 121 3>;
258 assigned-clock-parents = <&k3_clks 122 3>;
272 assigned-clock-parents = <&k3_clks 123 3>;
286 assigned-clock-parents = <&k3_clks 124 3>;
300 assigned-clock-parents = <&k3_clks 125 3>;
[all …]
H A Dk3-am62a-main.dtsi68 assigned-clock-parents = <&k3_clks 157 8>;
77 assigned-clock-parents = <&k3_clks 157 18>;
291 assigned-clock-parents = <&k3_clks 36 3>;
304 assigned-clock-parents = <&k3_clks 37 3>;
316 assigned-clock-parents = <&k3_clks 38 3>;
328 assigned-clock-parents = <&k3_clks 39 3>;
340 assigned-clock-parents = <&k3_clks 40 3>;
352 assigned-clock-parents = <&k3_clks 41 3>;
364 assigned-clock-parents = <&k3_clks 42 3>;
376 assigned-clock-parents = <&k3_clks 43 3>;
[all …]
H A Dk3-am62p-j722s-common-main.dtsi284 assigned-clock-parents = <&k3_clks 36 3>;
297 assigned-clock-parents = <&k3_clks 37 3>;
309 assigned-clock-parents = <&k3_clks 38 3>;
321 assigned-clock-parents = <&k3_clks 39 3>;
333 assigned-clock-parents = <&k3_clks 40 3>;
345 assigned-clock-parents = <&k3_clks 41 3>;
357 assigned-clock-parents = <&k3_clks 42 3>;
369 assigned-clock-parents = <&k3_clks 43 3>;
684 assigned-clock-parents = <&k3_clks 75 8>;
702 assigned-clock-parents = <&k3_clks 13 11>;
[all …]
H A Dk3-am6548-iot2050-advanced-m2-bkey-usb3.dtso18 assigned-clock-parents = <&k3_clks 153 7>, <&k3_clks 153 4>;
37 assigned-clock-parents = <&k3_clks 151 4>, /* set REF_CLK to 20MHz i.e. PER0_PLL/48 */
H A Dk3-am65-main.dtsi74 assigned-clock-parents = <&k3_clks 153 8>, <&k3_clks 153 4>;
89 assigned-clock-parents = <&k3_clks 154 9>, <&k3_clks 154 5>;
300 assigned-clock-parents = <&k3_clks 23 1>;
312 assigned-clock-parents = <&k3_clks 24 1>;
324 assigned-clock-parents = <&k3_clks 27 1>;
336 assigned-clock-parents = <&k3_clks 28 1>;
348 assigned-clock-parents = <&k3_clks 29 1>;
360 assigned-clock-parents = <&k3_clks 30 1>;
371 assigned-clock-parents = <&k3_clks 31 1>;
384 assigned-clock-parents = <&k3_clks 32 1>;
[all …]
H A Dk3-j722s-main.dtsi33 assigned-clock-parents = <&k3_clks 279 5>;
49 assigned-clock-parents = <&k3_clks 279 1>,
71 assigned-clock-parents = <&k3_clks 280 5>;
87 assigned-clock-parents = <&k3_clks 280 1>,
132 assigned-clock-parents = <&k3_clks 278 4>; /* HF0SC0 */
426 assigned-clock-parents = <&k3_clks 157 15>;
435 assigned-clock-parents = <&k3_clks 157 33>;
H A Dk3-am654-pcie-usb2.dtso19 assigned-clock-parents = <&k3_clks 153 8>,
27 assigned-clock-parents = <&serdes0 AM654_SERDES_RO_REFCLK>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx7ulp.dtsi155 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
167 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
176 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
264 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
288 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
337 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
350 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
362 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
374 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
/freebsd/usr.bin/gprof/
H A Dgprof.callg51 its parents.
54 all of its parents. This is the denominator of
57 parents the name of this parent, with an indication of the
91 * these fields are omitted for parents (or
98 ** static-only parents and children are indicated
/freebsd/contrib/bmake/
H A Dsuff.c183 SuffixList parents; member
385 Lst_Done(&suff->parents); in Suffix_Free()
439 SuffixList_Insert(&srcSuff->parents, targSuff); in Relate()
451 Lst_Init(&suff->parents); in Suffix_New()
654 srcSuffParents = &srcSuff->parents; in Suff_EndTransform()
1183 if (Lst_FindDatum(&suff->parents, targ->suff) != NULL) in FindCmds()
1229 Lst_Append(&gn->parents, pgn); in ExpandWildcards()
1243 Lst_Remove(&cgn->parents, Lst_FindDatum(&cgn->parents, pgn)); in ExpandWildcards()
1370 Lst_Append(&gn->parents, pgn); in ExpandChildren()
1387 Lst_Remove(&cgn->parents, Lst_FindDatum(&cgn->parents, pgn)); in ExpandChildren()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dsprd,sc9860-clk.txt27 parents are in, since each clk node would represent many clocks
29 relationship (i.e. how many parents and which are the parents)

12345678910>>...26