Home
last modified time | relevance | path

Searched refs:mlx5_fpga_warn (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/dev/mlx5/mlx5_fpga/
H A Dmlx5fpga_trans.c63 mlx5_fpga_warn(fdev, "Unexpected transaction ID %u\n", tid); in find_tid()
147 mlx5_fpga_warn(fdev, "Cannot access %zu bytes at once. Max is %u\n", in trans_validate()
152 mlx5_fpga_warn(fdev, "Cannot access %zu bytes. Must be full dwords\n", in trans_validate()
157 mlx5_fpga_warn(fdev, "Cannot access %zu bytes. Empty transaction not allowed\n", in trans_validate()
162 mlx5_fpga_warn(fdev, "Cannot access %zu bytes at unaligned address %jx\n", in trans_validate()
168 mlx5_fpga_warn(fdev, "Cannot access %zu bytes at address %jx. Crosses page boundary\n", in trans_validate()
174 …mlx5_fpga_warn(fdev, "Cannot access %zu bytes at cr-space address %jx. Must access a single dword\… in trans_validate()
190 mlx5_fpga_warn(conn->fdev, "Transaction must have a completion callback\n"); in mlx5_fpga_trans_exec()
255 mlx5_fpga_warn(fdev, "Short message %u bytes from device\n", in mlx5_fpga_trans_recv()
270 mlx5_fpga_warn(fdev, "Wrong answer type %u to a %u transaction\n", in mlx5_fpga_trans_recv()
[all …]
H A Dmlx5fpga_xfer.c132 …mlx5_fpga_warn(xfer_state->xfer->conn->fdev, "Transfer failed to start transaction: %d. %u started… in exec_more()
172 …mlx5_fpga_warn(complete->conn->fdev, "Transaction failed during transfer. %u started %u inflight %… in trans_complete()
203 mlx5_fpga_warn(xfer->conn->fdev, "Transfer ends at %jx outside of DDR range %jx\n", in mlx5_fpga_xfer_exec()
209 mlx5_fpga_warn(xfer->conn->fdev, "Transfer address %jx not aligned\n", in mlx5_fpga_xfer_exec()
215 mlx5_fpga_warn(xfer->conn->fdev, "Transfer size %zu not aligned\n", in mlx5_fpga_xfer_exec()
221 mlx5_fpga_warn(xfer->conn->fdev, "Empty transfer size %zu not allowed\n", in mlx5_fpga_xfer_exec()
H A Dmlx5fpga_ipsec.c104 mlx5_fpga_warn(fdev, "IPSec command send failed with status %u\n", in mlx5_fpga_ipsec_send_complete()
135 mlx5_fpga_warn(fdev, "Short receive from FPGA IPSec: %u < %zu bytes\n", in mlx5_fpga_ipsec_recv()
152 mlx5_fpga_warn(fdev, "Received IPSec offload response without pending command request\n"); in mlx5_fpga_ipsec_recv()
169 mlx5_fpga_warn(fdev, "IPSec SADB command failed with syndrome %08x\n", in mlx5_fpga_ipsec_recv()
204 mlx5_fpga_warn(fdev, "Failure sending IPSec command: %d\n", in mlx5_fpga_ipsec_sa_cmd_exec()
223 mlx5_fpga_warn(context->dev, "Failure waiting for IPSec command response\n"); in mlx5_fpga_ipsec_sa_cmd_wait()
H A Dmlx5fpga_conn.c60 mlx5_fpga_warn(conn->fdev, "DMA error on sg 0: %d\n", err); in mlx5_fpga_conn_map_buf()
72 mlx5_fpga_warn(conn->fdev, "DMA error on sg 1: %d\n", err); in mlx5_fpga_conn_map_buf()
261 mlx5_fpga_warn(conn->fdev, "RQ buf %p on FPGA QP %u completion status %d\n", in mlx5_fpga_conn_rq_cqe()
282 mlx5_fpga_warn(conn->fdev, in mlx5_fpga_conn_rq_cqe()
315 mlx5_fpga_warn(conn->fdev, "SQ buf %p on FPGA QP %u completion status %d\n", in mlx5_fpga_conn_sq_cqe()
352 mlx5_fpga_warn(conn->fdev, "Unexpected cqe opcode %u\n", in mlx5_fpga_conn_handle_cqe()
369 mlx5_fpga_warn(conn->fdev, "CQ event %u on CQ #%u\n", event, mcq->cqn); in mlx5_fpga_conn_cq_event()
377 mlx5_fpga_warn(conn->fdev, "QP event %u on QP #%u\n", event, mqp->qpn); in mlx5_fpga_conn_event()
698 mlx5_fpga_warn(fdev, "qp_modify RST2INIT failed: %d\n", err); in mlx5_fpga_conn_init_qp()
743 mlx5_fpga_warn(fdev, "qp_modify RST2INIT failed: %d\n", err); in mlx5_fpga_conn_rtr_qp()
[all …]
H A Dmlx5fpga_sdk.c217 mlx5_fpga_warn(fdev, "Unexpected read access_type %u\n", in mlx5_fpga_mem_read()
250 mlx5_fpga_warn(fdev, "Unexpected write access_type %u\n", in mlx5_fpga_mem_write()
289 mlx5_fpga_warn(fdev, "No client context found for %s\n", client->name); in mlx5_fpga_client_data_set()
305 mlx5_fpga_warn(fdev, "No client context found for %s\n", client->name); in mlx5_fpga_client_data_get()
H A Dcore.h92 #define mlx5_fpga_warn(__adev, format, ...) \ macro
H A Dmlx5fpga_core.c482 mlx5_fpga_warn(fdev, "Error %u: %s\n", syndrome, event_name); in mlx5_fpga_event()
487 mlx5_fpga_warn(fdev, "Error while loading %u: %s\n", in mlx5_fpga_event()