| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFastISel.cpp | 118 bool isThumb2; member in __anone34823300111::ARMFastISel
130 isThumb2 = AFI->isThumbFunction(); in ARMFastISel()
461 unsigned Opc = isThumb2 ? ARM::t2MOVi16 : ARM::MOVi16; in ARMMaterializeInt()
462 const TargetRegisterClass *RC = isThumb2 ? &ARM::rGPRRegClass : in ARMMaterializeInt()
474 bool UseImm = isThumb2 ? (ARM_AM::getT2SOImmVal(Imm) != -1) : in ARMMaterializeInt()
477 unsigned Opc = isThumb2 ? ARM::t2MVNi : ARM::MVNi; in ARMMaterializeInt()
478 const TargetRegisterClass *RC = isThumb2 ? &ARM::rGPRRegClass : in ARMMaterializeInt()
503 if (isThumb2) in ARMMaterializeInt()
531 const TargetRegisterClass *RC = isThumb2 ? &ARM::rGPRRegClass in ARMMaterializeGV()
551 Opc = isThumb2 ? ARM::t2MOV_ga_pcrel : ARM::MOV_ga_pcrel; in ARMMaterializeGV()
[all …]
|
| H A D | ARMConstantIslandPass.cpp | 221 bool isThumb2; member in __anon34c212310111::ARMConstantIslands
406 isThumb2 = AFI->isThumb2Function(); in runOnMachineFunction()
408 bool GenerateTBB = isThumb2 || (isThumb1 && SynthesizeThumb1TBB); in runOnMachineFunction()
493 if (isThumb2 && !STI->prefers32BitThumb()) in runOnMachineFunction()
1012 unsigned Opc = isThumb ? (isThumb2 ? ARM::t2B : ARM::tB) : ARM::B; in splitBlockBeforeInstr()
1398 int UncondBr = isThumb ? ((isThumb2) ? ARM::t2B : ARM::tB) : ARM::B; in createNewWater()
2163 DeadSize += isThumb2 ? 4 : 2; in preserveBaseRegister()
2276 if (isThumb2) { in optimizeThumb2JumpTables()
2361 if (!isThumb2) in optimizeThumb2JumpTables()
2382 if (isThumb2) in optimizeThumb2JumpTables()
[all …]
|
| H A D | ARMSubtarget.cpp | 469 if (isThumb2() && MF.getFunction().hasMinSize()) in getGPRAllocationOrder()
484 return isThumb2() && MF.getFunction().hasMinSize() && in ignoreCSRForAllocationOrder()
|
| H A D | ARMLoadStoreOptimizer.cpp | 117 bool isThumb1, isThumb2; member
659 bool haveIBAndDA = isNotVFP && !isThumb2 && !isThumb1; in CreateLoadStoreMulti()
704 int BaseOpc = isThumb2 ? (BaseKill && Base == ARM::SP ? ARM::t2ADDspImm in CreateLoadStoreMulti()
716 BaseOpc = isThumb2 ? (BaseKill && Base == ARM::SP ? ARM::t2SUBspImm in CreateLoadStoreMulti()
1025 STI->isThumb2() && isNotVFP && isValidLSDoubleOffset(Offset); in FormCandidates()
2059 unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET); in MergeReturnIntoLDM()
2060 assert(((isThumb2 && Opcode == ARM::t2LDMIA_UPD) || in MergeReturnIntoLDM()
2111 isThumb2 = AFI->isThumb2Function(); in runOnMachineFunction()
2112 isThumb1 = AFI->isThumbFunction() && !isThumb2; in runOnMachineFunction()
|
| H A D | Thumb2ITBlockPass.cpp | 288 if (!STI.isThumb2()) in runOnMachineFunction()
|
| H A D | MVEVPTBlockPass.cpp | 317 if (!STI.isThumb2() || !STI.hasMVEIntegerOps()) in runOnMachineFunction()
|
| H A D | ARMSubtarget.h | 367 bool isThumb2() const { return isThumb() && hasThumb2(); } in isThumb2() function
|
| H A D | ARMBaseInstrInfo.cpp | 170 if (Subtarget.isThumb2() || Subtarget.hasVFP2Base()) in CreateTargetPostRAHazardRecognizer()
962 Opc = Subtarget.isThumb2() ? ARM::tMOVr : ARM::MOVr; in copyPhysReg()
1634 bool isThumb2 = Subtarget.isThumb2(); in expandMEMCPY() local
1643 LDM = BuildMI(*BB, MI, dl, TII->get(isThumb2 ? ARM::t2LDMIA_UPD in expandMEMCPY()
1648 LDM = BuildMI(*BB, MI, dl, TII->get(isThumb2 ? ARM::t2LDMIA : ARM::LDMIA)); in expandMEMCPY()
1653 STM = BuildMI(*BB, MI, dl, TII->get(isThumb2 ? ARM::t2STMIA_UPD in expandMEMCPY()
1658 STM = BuildMI(*BB, MI, dl, TII->get(isThumb2 ? ARM::t2STMIA : ARM::STMIA)); in expandMEMCPY()
2134 if (Subtarget.isThumb2() && TBB.getParent()->getFunction().hasMinSize()) { in isProfitableToIfCvt()
2170 if (Subtarget.isThumb2() && TCycles + FCycles > 4) { in isProfitableToIfCvt()
2191 if (!Subtarget.isThumb2()) in extraSizeToPredicateInstructions()
[all …]
|
| H A D | ARMTargetTransformInfo.cpp | 114 if (ST->isMClass() && ST->isThumb2() && in getPreferredAddressingMode()
318 if (ST->isThumb2()) { in getIntImmCost()
428 if (ST->isThumb2() && NegImm < 1<<12) in getIntImmCostInst()
442 if (Inst && ((ST->hasV6Ops() && !ST->isThumb()) || ST->isThumb2()) && in getIntImmCostInst()
2600 return ST->isThumb2() || ST->hasV8MBaselineOps(); in hasArmWideBranch()
|
| H A D | ARMTargetMachine.cpp | 591 return MF.getSubtarget<ARMSubtarget>().isThumb2(); in addPreEmitPass()
|
| H A D | ARMPredicates.td | 158 def IsThumb2 : Predicate<"Subtarget->isThumb2()">,
|
| H A D | ARMISelDAGToDAG.cpp | 427 bool isThumb2 = Subtarget->isThumb(); in PreprocessISelDAG() local
481 if (isThumb2) { in PreprocessISelDAG()
3502 unsigned Opcode = Subtarget->isThumb2() ? ARM::t2ABS : ARM::ABS; in tryABSOp()
3577 if (Subtarget->isThumb2()) { in SelectCMPZ()
3996 unsigned Opc = Subtarget->isThumb2() ? ARM::t2SMMLS : ARM::SMMLS; in Select()
4048 if (Subtarget->isThumb2()) in Select()
4077 if (Subtarget->isThumb2()) in Select()
4215 if (Subtarget->isThumb2()) { in Select()
5493 bool IsThumb2 = Subtarget->isThumb2(); in tryReadRegister()
5608 bool IsThumb2 = Subtarget->isThumb2(); in tryWriteRegister()
|
| H A D | ARMISelLowering.cpp | 1172 || (Subtarget->isThumb2() && !Subtarget->hasDSP())) in ARMTargetLowering()
1611 Subtarget->isThumb2()) { in ARMTargetLowering()
4305 if (!(Subtarget->isThumb2() || in LowerPREFETCH()
5433 if ((!Subtarget->isThumb() && Subtarget->hasV6Ops()) || Subtarget->isThumb2()) in LowerSELECT_CC()
5843 if (Subtarget->isThumb2() || (Subtarget->hasV8MBaselineOps() && Subtarget->isThumb())) { in LowerBR_JT()
10813 bool isThumb2 = Subtarget->isThumb2(); in SetupEntryBlockForSjLj() local
10816 unsigned PCAdj = (isThumb || isThumb2) ? 4 : 8; in SetupEntryBlockForSjLj()
10834 if (isThumb2) { in SetupEntryBlockForSjLj()
11030 if (Subtarget->isThumb2()) { in EmitSjLjDispatchBlock()
11305 if (Subtarget->isThumb2() && in EmitSjLjDispatchBlock()
[all …]
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 1062 if (!STI.isThumb2() || !STI.hasLOB()) in runOnMachineFunction()
|
| H A D | ARMFrameLowering.cpp | 2987 bool Thumb2 = ST->isThumb2(); in adjustForSegmentedStacks()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCCodeEmitter.cpp | 68 bool isThumb2(const MCSubtargetInfo &STI) const { in isThumb2()
473 if (isThumb2(STI)) {
493 if (isThumb2(STI)) { in NEONThumb2DataIPostEncoder()
507 if (isThumb2(STI)) { in NEONThumb2LoadStorePostEncoder()
520 if (isThumb2(STI)) { in NEONThumb2DupPostEncoder()
532 if (isThumb2(STI)) { in NEONThumb2V8PostEncoder()
731 if (isThumb2(STI)) in HasConditionalBranch()
979 assert(!isThumb(STI) && !isThumb2(STI) && in getAddrModeImm12OpValue()
990 if (isThumb2(STI)) in getAddrModeImm12OpValue()
1456 if (isThumb2(ST in getAddrMode5OpValue()
67 bool isThumb2(const MCSubtargetInfo &STI) const { isThumb2() function in __anon76ae18df0111::ARMMCCodeEmitter
[all...] |