Home
last modified time | relevance | path

Searched refs:isSSA (Results 1 – 17 of 17) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineUniformityAnalysis.cpp159 assert(F.getRegInfo().isSSA() && "Expected to be run on SSA form!"); in computeMachineUniformityInfo()
H A DLiveVariables.cpp641 if (!MRI->isSSA()) in analyze()
H A DMachineVerifier.cpp2936 if (MRI->isSSA() && Reg.isVirtual() && in checkLiveness()
3841 if (!MRI->isSSA() && !MF->getFrameInfo().adjustsStack()) in verifyStackFrame()
3859 if (!MRI->isSSA() && !MF->getFrameInfo().adjustsStack()) in verifyStackFrame()
H A DMachineLICM.cpp355 PreRegAlloc = MRI->isSSA(); in INITIALIZE_PASS_DEPENDENCY()
H A DIfConversion.cpp457 PreRegAlloc = MRI->isSSA(); in INITIALIZE_PASS_DEPENDENCY()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StackTaggingPreRA.cpp347 assert(MRI->isSSA()); in runOnMachineFunction()
H A DAArch64MIPeepholeOpt.cpp738 assert(MRI->isSSA() && "Expected to be run on SSA form!"); in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp2764 if (MRI->isSSA()) in optimizeCmpPostRA()
3339 assert(!MI.getParent()->getParent()->getRegInfo().isSSA() && in getDefMIPostRA()
3358 assert(!MBB.getParent()->getRegInfo().isSSA() && in materializeImmPostRA()
3406 if (MRI->isSSA()) { in getForwardingDefMI()
3529 bool PostRA = !MRI->isSSA(); in foldFrameOffset()
3740 bool PostRA = !MRI->isSSA(); in convertToImmediateForm()
4403 if (MRI.isSSA()) in isUseMIElgibleForForwarding()
4474 if (MRI.isSSA()) in isRegElgibleForForwarding()
4565 bool PostRA = !MRI->isSSA(); in simplifyToLI()
4795 bool PostRA = !MRI->isSSA(); in transformToNewImmFormFedByAdd()
[all …]
H A DPPCReduceCRLogicals.cpp147 assert(MRI->isSSA() && "Can only do this while the function is in SSA form."); in splitMBB()
H A DPPCMIPeephole.cpp448 if (MRI->isSSA()) in convertUnprimedAccPHIs()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/
H A DMIRParser.cpp361 static bool isSSA(const MachineFunction &MF) { in isSSA() function
408 if (isSSA(MF)) in computeFunctionProperties()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FastPreTileConfig.cpp678 assert(MRI->isSSA()); in runOnMachineFunction()
H A DX86AvoidStoreForwardingBlocks.cpp670 assert(MRI->isSSA() && "Expected MIR to be in SSA form"); in runOnMachineFunction()
H A DX86DomainReassignment.cpp778 assert(MRI->isSSA() && "Expected MIR to be in SSA form"); in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineRegisterInfo.h198 bool isSSA() const { in isSSA() function
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp2228 assert (MRI.isSSA() && "Huge values only handled before reg-alloc ."); in loadImmediate()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp2670 assert(MRI.isSSA()); in expandMovDPP64()
9337 assert(MRI.isSSA()); in getVRegSubRegDef()
9374 assert(MRI.isSSA() && "Must be run on SSA"); in execMayBeModifiedBeforeUse()
9406 assert(MRI.isSSA() && "Must be run on SSA"); in execMayBeModifiedBeforeAnyUse()