Home
last modified time | relevance | path

Searched refs:isLd (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp1524 bool isLd = isLoadSingle(Opcode); in MergeBaseUpdateLoadStore() local
1533 .addReg(Base, getKillRegState(isLd ? BaseKill : false)) in MergeBaseUpdateLoadStore()
1536 .addReg(MO.getReg(), (isLd ? getDefRegState(true) in MergeBaseUpdateLoadStore()
1541 } else if (isLd) { in MergeBaseUpdateLoadStore()
1789 bool isLd = Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8; in FixInvalidRegPairOp() local
1790 bool EvenDeadKill = isLd ? in FixInvalidRegPairOp()
1793 bool OddDeadKill = isLd ? in FixInvalidRegPairOp()
1807 unsigned NewOpc = (isLd) in FixInvalidRegPairOp()
1810 if (isLd) { in FixInvalidRegPairOp()
1814 .addReg(EvenReg, getDefRegState(isLd) | getDeadRegState(EvenDeadKill)) in FixInvalidRegPairOp()
[all …]
H A DARMInstrFormats.td782 class AI2ldst<bits<3> op, bit isLd, bit isByte, dag oops, dag iops, AddrMode am,
792 let Inst{20} = isLd;
795 class AI2ldstidx<bit isLd, bit isByte, bit isPre, dag oops, dag iops,
805 let Inst{20} = isLd; // L bit