Home
last modified time | relevance | path

Searched refs:insts (Results 1 – 21 of 21) sorted by relevance

/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A DBuiltinsAMDGPU.def198 TARGET_BUILTIN(__builtin_amdgcn_s_dcache_inv_vol, "v", "n", "ci-insts")
199 TARGET_BUILTIN(__builtin_amdgcn_buffer_wbinvl1_vol, "v", "n", "ci-insts")
200 TARGET_BUILTIN(__builtin_amdgcn_ds_gws_sema_release_all, "vUi", "n", "ci-insts")
215 TARGET_BUILTIN(__builtin_amdgcn_div_fixuph, "hhhh", "nc", "16-bit-insts")
216 TARGET_BUILTIN(__builtin_amdgcn_rcph, "hh", "nc", "16-bit-insts")
217 TARGET_BUILTIN(__builtin_amdgcn_sqrth, "hh", "nc", "16-bit-insts")
218 TARGET_BUILTIN(__builtin_amdgcn_rsqh, "hh", "nc", "16-bit-insts")
219 TARGET_BUILTIN(__builtin_amdgcn_sinh, "hh", "nc", "16-bit-insts")
220 TARGET_BUILTIN(__builtin_amdgcn_cosh, "hh", "nc", "16-bit-insts")
221 TARGET_BUILTIN(__builtin_amdgcn_ldexph, "hhi", "nc", "16-bit-insts")
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPU.td68 def FeatureFlatGlobalInsts : SubtargetFeature<"flat-global-insts",
74 def FeatureFlatScratchInsts : SubtargetFeature<"flat-scratch-insts",
80 def FeatureScalarFlatScratchInsts : SubtargetFeature<"scalar-flat-scratch-insts",
92 def FeatureAddNoCarryInsts : SubtargetFeature<"add-no-carry-insts",
128 def FeatureMadMixInsts : SubtargetFeature<"mad-mix-insts",
134 def FeatureFmaMixInsts : SubtargetFeature<"fma-mix-insts",
332 def FeatureCIInsts : SubtargetFeature<"ci-insts",
338 def FeatureGFX8Insts : SubtargetFeature<"gfx8-insts",
344 def FeatureGFX9Insts : SubtargetFeature<"gfx9-insts",
350 def FeatureGFX90AInsts : SubtargetFeature<"gfx90a-insts",
[all …]
H A DVOPInstructions.td37 // First 13 insts from VOPDY are also VOPDX. DOT2ACC_F32_BF16 is omitted
H A DVOP3PInstructions.td23 // Used for FMA_MIX* and MAD_MIX* insts
H A DSOPInstructions.td2748 //relaxation for insts with no operands not implemented
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonShuffler.h214 packet_range insts(HexagonPacket &P) { in cend()
217 const_packet_range insts(HexagonPacket const &P) const { in insts()
220 packet_range insts() { return make_range(begin(), end()); } in insts()
221 const_packet_range insts() const { return make_range(cbegin(), cend()); } in insts() function
226 return llvm::any_of(insts(), [&](HexagonInstr const &I) { in HasInstWith()
215 packet_range insts(HexagonPacket &P) { insts() function
218 const_packet_range insts(HexagonPacket const &P) const { insts() function
222 const_packet_range insts() const { return make_range(cbegin(), cend()); } insts() function
H A DHexagonShuffler.cpp198 for (HexagonInstr &ISJ : insts()) { in restrictSlot1AOK()
230 for (HexagonInstr &ISJ : insts()) { in restrictNoSlot1Store()
312 for (HexagonInstr &ISJ : insts()) { in permitNonSlot()
409 llvm::none_of(insts(), [&](HexagonInstr const &I) { in restrictStoreLoadOrder()
588 const bool HasOnlySlot3 = llvm::any_of(insts(), [&](HexagonInstr const &I) { in restrictPreferSlot3()
634 llvm::all_of(insts(PacketResult), [&AuctionCore](HexagonInstr const &I) { in tryAuction()
641 for (HexagonInstr const &ISJ : insts(PacketResult)) in tryAuction()
690 for (HexagonInstr const &ISJ : insts()) { in shuffle()
716 for (HexagonInstr const &I : insts()) { in reportResourceUsage()
/freebsd/sys/dev/qat/qat_common/
H A Dqat_hal.c1450 u64 insts, savuword; in qat_hal_rd_rel_reg() local
1459 insts = 0xA070000000ull | (reg_addr & 0x3ff); in qat_hal_rd_rel_reg()
1462 insts = (uint64_t)0xA030000000ull | ((reg_addr & 0x3ff) << 10); in qat_hal_rd_rel_reg()
1483 insts = qat_hal_set_uword_ecc(insts); in qat_hal_rd_rel_reg()
1484 uwrd_lo = (unsigned int)(insts & 0xffffffff); in qat_hal_rd_rel_reg()
1485 uwrd_hi = (unsigned int)(insts >> 0x20); in qat_hal_rd_rel_reg()
1523 uint64_t insts[] = { 0x0F440000000ull, in qat_hal_wr_rel_reg() local
1527 const int num_inst = ARRAY_SIZE(insts), code_off = 1; in qat_hal_wr_rel_reg()
1544 insts[imm_w1] = insts[imm_w1] | ((data16hi >> 8) << 20) | in qat_hal_wr_rel_reg()
1546 insts[imm_w0] = insts[imm_w0] | ((data16lo >> 8) << 20) | in qat_hal_wr_rel_reg()
[all …]
/freebsd/contrib/elftoolchain/libdwarf/
H A Dlibdwarf_frame.c550 uint8_t *insts, Dwarf_Unsigned len, Dwarf_Unsigned caf, Dwarf_Signed daf, in _dwarf_frame_run_inst() argument
585 p = insts; in _dwarf_frame_run_inst()
917 _dwarf_frame_convert_inst(Dwarf_Debug dbg, uint8_t addr_size, uint8_t *insts, in _dwarf_frame_convert_inst() argument
990 p = insts; in _dwarf_frame_convert_inst()
995 SET_INSTR_OFFSET(p - insts); in _dwarf_frame_convert_inst()
1120 _dwarf_frame_get_fop(Dwarf_Debug dbg, uint8_t addr_size, uint8_t *insts, in _dwarf_frame_get_fop() argument
1128 ret = _dwarf_frame_convert_inst(dbg, addr_size, insts, len, &count, in _dwarf_frame_get_fop()
1138 ret = _dwarf_frame_convert_inst(dbg, addr_size, insts, len, &count, in _dwarf_frame_get_fop()
/freebsd/contrib/llvm-project/llvm/lib/Passes/
H A DPassRegistry.def575 "keep-loops;no-hoist-common-insts;hoist-common-insts;no-sink-common-insts;"
576 "sink-common-insts;bonus-inst-threshold=N")
/freebsd/lib/libpmc/pmu-events/
H A DREADME55 .desc = "1 or more ppc insts finished,",
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/GlobalISel/
H A DPatterns.h163 const auto &insts() const { return Insts; } in insts() function
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DGlobalISelCombinerMatchTableEmitter.cpp
H A DGlobalISelCombinerEmitter.cpp1569 for (const CodeGenInstruction *CGI : AOP.insts()) { in emitMatchPattern()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DAttributes.td169 /// Disable implicit floating point insts.
/freebsd/contrib/llvm-project/llvm/lib/AsmParser/
H A DLLLexer.cpp747 KEYWORD(insts); in LexIdentifier()
/freebsd/contrib/elftoolchain/readelf/
H A Dreadelf.c306 uint8_t *insts, Dwarf_Unsigned len, Dwarf_Unsigned caf, Dwarf_Signed daf,
6009 dump_dwarf_frame_inst(struct readelf *re, Dwarf_Cie cie, uint8_t *insts, in dump_dwarf_frame_inst() argument
6021 if (dwarf_expand_frame_instructions(cie, insts, len, &oplist, in dump_dwarf_frame_inst()
/freebsd/contrib/llvm-project/lldb/source/Core/
H A DIOHandlerCursesGUI.cpp7130 InstructionList &insts = m_disassembly_sp->GetInstructionList(); in WindowDelegateDraw() local
7137 ? insts.GetIndexOfInstructionAtAddress(pc_address) in WindowDelegateDraw()
7155 Instruction *inst = insts.GetInstructionAtIndex(inst_idx).get(); in WindowDelegateDraw()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrArithmetic.td896 // be used with data registers, here by adding complexity to a simple ADD32ri insts
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrInfo.td5938 // These are pseudo-instructions and are lowered to individual MC-insts, so
H A DARMInstrNEON.td6342 // Even without these pseudo-insts we would probably end up with the correct