Searched refs:imm10 (Results 1 – 12 of 12) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | Mips16InstrFormats.td | 428 // <|EXTEND|imm10:5|imm15:11|op|0|0|0|0|0|0|imm4:0> 479 // <|EXTEND|imm10:5|imm15:11|op|rx|0|0|0|imm4:0> 503 // <|EXTEND|imm10:5|imm15:11|op|rx|ry|imm4:0> 528 // <|EXTEND|imm10:4|imm14:11|RRI-A|rx|ry|f|imm3:0> 581 // <|EXTEND|imm10:5|imm15:11|I8|funct|0|imm4:0>
|
H A D | MipsInstrFormats.td | 581 bits<10> imm10; 588 let Inst{15-6} = imm10;
|
H A D | Mips64InstrInfo.td | 480 InstSE<(outs GPR64Opnd:$rt), (ins GPR64Opnd:$rs, simm10_64:$imm10), 481 !strconcat(opstr, "\t$rt, $rs, $imm10"), 483 immSExt10_64:$imm10)))],
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchLASXInstrFormats.td | 361 bits<10> imm10; 366 let Inst{19-10} = imm10;
|
H A D | LoongArchLSXInstrFormats.td | 388 bits<10> imm10; 393 let Inst{19-10} = imm10;
|
H A D | LoongArchLASXInstrInfo.td | 183 : Fmt2RI10_XRI<op, (outs LASX256:$xd), (ins GPR:$rj, ImmOpnd:$imm10), 184 "$xd, $rj, $imm10">;
|
H A D | LoongArchLSXInstrInfo.td | 342 : Fmt2RI10_VRI<op, (outs LSX128:$vd), (ins GPR:$rj, ImmOpnd:$imm10), 343 "$vd, $rj, $imm10">;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiInstrInfo.td | 113 def imm10 : Operand<i32>, PatLeaf<(imm), [{ 226 let MIOperandInfo = (ops GPR:$base, imm10:$offset, AluOp:$Opcode); 565 let imm10 = src{9-0}; 664 let imm10 = dst{9-0};
|
H A D | LanaiInstrFormats.td | 509 bits<10> imm10; 520 let Inst{9 - 0} = imm10;
|
/freebsd/contrib/llvm-project/lld/ELF/Arch/ |
H A D | RISCV.cpp | 368 uint16_t imm10 = extractBits(val, 10, 10) << 8; in relocate() local 373 insn |= imm11 | imm4 | imm9_8 | imm10 | imm6 | imm7 | imm3_1 | imm5; in relocate()
|
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM/ |
H A D | EmulateInstructionARM.cpp | 2033 uint32_t imm10 = Bits32(opcode, 25, 16); in EmulateBLXImmediate() local 2040 (S << 24) | (I1 << 23) | (I2 << 22) | (imm10 << 12) | (imm11 << 1); in EmulateBLXImmediate() 2852 uint32_t imm10 = Bits32(opcode, 25, 16); in EmulateB() local 2859 (S << 24) | (I1 << 23) | (I2 << 22) | (imm10 << 12) | (imm11 << 1); in EmulateB()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 2901 unsigned imm10 = fieldFromInstruction(Insn, 16, 10); in DecodeT2BInstruction() local 2903 unsigned tmp = (S << 23) | (I1 << 22) | (I2 << 21) | (imm10 << 11) | imm11; in DecodeT2BInstruction()
|