Home
last modified time | relevance | path

Searched refs:hasFeature (Results 1 – 25 of 137) sorted by relevance

123456

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMTargetStreamer.cpp135 if (STI.hasFeature(ARM::HasV9_0aOps)) in getArchForCPU()
137 else if (STI.hasFeature(ARM::HasV8Ops)) { in getArchForCPU()
138 if (STI.hasFeature(ARM::FeatureRClass)) in getArchForCPU()
141 } else if (STI.hasFeature(ARM::HasV8_1MMainlineOps)) in getArchForCPU()
143 else if (STI.hasFeature(ARM::HasV8MMainlineOps)) in getArchForCPU()
145 else if (STI.hasFeature(ARM::HasV7Ops)) { in getArchForCPU()
146 if (STI.hasFeature(ARM::FeatureMClass) && STI.hasFeature(ARM::FeatureDSP)) in getArchForCPU()
149 } else if (STI.hasFeature(ARM::HasV6T2Ops)) in getArchForCPU()
151 else if (STI.hasFeature(AR in getArchForCPU()
[all...]
H A DARMAsmBackend.cpp225 bool HasThumb2 = STI.hasFeature(ARM::FeatureThumb2); in getRelaxedOpcode()
226 bool HasV8MBaselineOps = STI.hasFeature(ARM::HasV8MBaselineOps); in getRelaxedOpcode()
633 (!STI->hasFeature(ARM::FeatureThumb2) && in adjustFixupValue()
634 !STI->hasFeature(ARM::HasV8MBaselineOps) && in adjustFixupValue()
635 !STI->hasFeature(ARM::HasV6MOps) && in adjustFixupValue()
710 if (!STI->hasFeature(ARM::FeatureThumb2) && IsResolved) { in adjustFixupValue()
735 if (!STI->hasFeature(ARM::FeatureThumb2) && in adjustFixupValue()
736 !STI->hasFeature(ARM::HasV8MBaselineOps)) { in adjustFixupValue()
747 if (!STI->hasFeature(ARM::FeatureThumb2)) { in adjustFixupValue()
H A DARMMCTargetDesc.cpp40 if (STI.hasFeature(llvm::ARM::HasV7Ops) && in getMCRDeprecationInfo()
67 if (STI.hasFeature(llvm::ARM::HasV7Ops) && in getMCRDeprecationInfo()
79 if (STI.hasFeature(llvm::ARM::HasV7Ops) && in getMRCDeprecationInfo()
91 assert(!STI.hasFeature(llvm::ARM::ModeThumb) && in getARMStoreDeprecationInfo()
107 assert(!STI.hasFeature(llvm::ARM::ModeThumb) && in getARMLoadDeprecationInfo()
598 Addr += STI->hasFeature(ARM::ModeThumb) ? 4 : 8; in evaluateMemoryOperandAddress()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYELFStreamer.cpp195 if (STI.hasFeature(CSKY::HasE1)) in emitTargetAttributes()
198 if (STI.hasFeature(CSKY::HasE2)) in emitTargetAttributes()
201 if (STI.hasFeature(CSKY::Has2E3)) in emitTargetAttributes()
204 if (STI.hasFeature(CSKY::HasMP)) in emitTargetAttributes()
207 if (STI.hasFeature(CSKY::Has3E3r1)) in emitTargetAttributes()
210 if (STI.hasFeature(CSKY::Has3r1E3r2)) in emitTargetAttributes()
213 if (STI.hasFeature(CSKY::Has3r2E3r3)) in emitTargetAttributes()
216 if (STI.hasFeature(CSKY::Has3E7)) in emitTargetAttributes()
219 if (STI.hasFeature(CSKY::HasMP1E2)) in emitTargetAttributes()
222 if (STI.hasFeature(CSKY::Has7E10)) in emitTargetAttributes()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVMatInt.cpp51 bool IsRV64 = STI.hasFeature(RISCV::Feature64Bit); in generateInstSeqImpl()
54 if (STI.hasFeature(RISCV::FeatureStdExtZbs) && isPowerOf2_64(Val) && in generateInstSeqImpl()
127 STI.hasFeature(RISCV::FeatureStdExtZba)) { in generateInstSeqImpl()
138 STI.hasFeature(RISCV::FeatureStdExtZba)) { in generateInstSeqImpl()
211 if (LeadingZeros == 32 && STI.hasFeature(RISCV::FeatureStdExtZba)) { in generateInstSeqLeadingZeros()
242 isInt<6>(ShiftedVal) && !STI.hasFeature(RISCV::TuneLUIADDIFusion); in generateInstSeq()
258 assert(STI.hasFeature(RISCV::Feature64Bit) && in generateInstSeq()
302 if (Res.size() > 2 && STI.hasFeature(RISCV::FeatureStdExtZbkb)) { in generateInstSeq()
316 if (Res.size() > 2 && STI.hasFeature(RISCV::FeatureStdExtZbs)) { in generateInstSeq()
337 if (Res.size() > 2 && STI.hasFeature(RISCV::FeatureStdExtZbs)) { in generateInstSeq()
[all …]
H A DRISCVTargetStreamer.cpp60 HasRVC = STI.hasFeature(RISCV::FeatureStdExtC) || in setFlagsFromFeatures()
61 STI.hasFeature(RISCV::FeatureStdExtZca); in setFlagsFromFeatures()
62 HasTSO = STI.hasFeature(RISCV::FeatureStdExtZtso); in setFlagsFromFeatures()
79 STI.hasFeature(RISCV::Feature64Bit), STI.getFeatureBits()); in emitTargetAttributes()
87 if (RiscvAbiAttr && STI.hasFeature(RISCV::FeatureStdExtA)) { in emitTargetAttributes()
89 STI.hasFeature(RISCV::FeatureNoTrailingSeqCstFence) in emitTargetAttributes()
H A DRISCVMCObjectFileInfo.cpp22 bool RVC = STI.hasFeature(RISCV::FeatureStdExtC) || in getTextSectionAlignment()
23 STI.hasFeature(RISCV::FeatureStdExtZca); in getTextSectionAlignment()
H A DRISCVAsmBackend.cpp138 return STI->hasFeature(RISCV::FeatureRelax) || ForceRelocs; in shouldForceRelocation()
391 bool UseCompressedNop = STI->hasFeature(RISCV::FeatureStdExtC) || in writeNopData()
392 STI->hasFeature(RISCV::FeatureStdExtZca); in writeNopData()
663 if (!STI->hasFeature(RISCV::FeatureRelax)) in shouldInsertExtraNopBytesForCodeAlign()
666 bool UseCompressedNop = STI->hasFeature(RISCV::FeatureStdExtC) || in shouldInsertExtraNopBytesForCodeAlign()
667 STI->hasFeature(RISCV::FeatureStdExtZca); in shouldInsertExtraNopBytesForCodeAlign()
687 if (!STI->hasFeature(RISCV::FeatureRelax)) in shouldInsertFixupForCodeAlign()
H A DRISCVMCCodeEmitter.cpp131 if (STI.hasFeature(RISCV::FeatureStdExtZicfilp)) in expandFunctionCall()
209 if (STI.hasFeature(RISCV::FeatureRelax)) { in expandAddTPRel()
257 if (IsEqTest && (STI.hasFeature(RISCV::FeatureStdExtC) || in expandLongCondBr()
258 STI.hasFeature(RISCV::FeatureStdExtZca))) { in expandLongCondBr()
391 bool EnableRelax = STI.hasFeature(RISCV::FeatureRelax); in getImmOpValue()
/freebsd/contrib/llvm-project/compiler-rt/lib/builtins/cpu_model/
H A Dx86.c839 #define hasFeature(F) ((Features[F / 32] >> (F % 32)) & 1) in getAvailableFeatures() macro
1107 if (hasFeature(FEATURE_LM) && hasFeature(FEATURE_SSE2)) { in getAvailableFeatures()
1109 if (hasFeature(FEATURE_CMPXCHG16B) && hasFeature(FEATURE_POPCNT) && in getAvailableFeatures()
1110 hasFeature(FEATURE_LAHF_LM) && hasFeature(FEATURE_SSE4_2)) { in getAvailableFeatures()
1112 if (hasFeature(FEATURE_AVX2) && hasFeature(FEATURE_BMI) && in getAvailableFeatures()
1113 hasFeature(FEATURE_BMI2) && hasFeature(FEATURE_F16C) && in getAvailableFeatures()
1114 hasFeature(FEATURE_FMA) && hasFeature(FEATURE_LZCNT) && in getAvailableFeatures()
1115 hasFeature(FEATURE_MOVBE)) { in getAvailableFeatures()
1117 if (hasFeature(FEATURE_AVX512BW) && hasFeature(FEATURE_AVX512CD) && in getAvailableFeatures()
1118 hasFeature(FEATURE_AVX512DQ) && hasFeature(FEATURE_AVX512VL)) in getAvailableFeatures()
[all …]
/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/
H A DHexagon.cpp83 if (hasFeature("hvx-length64b")) { in getTargetDefines()
89 if (hasFeature("hvx-length128b")) { in getTargetDefines()
97 if (hasFeature("audio")) { in getTargetDefines()
211 bool HexagonTargetInfo::hasFeature(StringRef Feature) const { in hasFeature() function in HexagonTargetInfo
H A DX86.h336 bool hasFeature(StringRef Feature) const final;
499 if (hasFeature("cx8")) in setMaxAtomicWidth()
557 hasFeature("avx512f") ? 512 : hasFeature("avx") ? 256 : 128; in handleTargetFeatures()
803 if (hasFeature("cx16")) in setMaxAtomicWidth()
940 hasFeature("avx512f") ? 512 : hasFeature("avx") ? 256 : 128; in handleTargetFeatures()
H A DLanai.cpp53 bool LanaiTargetInfo::hasFeature(StringRef Feature) const { in hasFeature() function in LanaiTargetInfo
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/
H A DAMDGPUDisassembler.cpp50 if (!STI.hasFeature(AMDGPU::FeatureWavefrontSize64) && in addDefaultWaveSize()
51 !STI.hasFeature(AMDGPU::FeatureWavefrontSize32)) { in addDefaultWaveSize()
70 if (!STI.hasFeature(AMDGPU::FeatureGCN3Encoding) && !isGFX10Plus()) in AMDGPUDisassembler()
521 if (STI.hasFeature(AMDGPU::FeatureGFX10_BEncoding) && in getInstruction()
525 if (STI.hasFeature(AMDGPU::FeatureUnpackedD16VMem) && in getInstruction()
532 if (STI.hasFeature(AMDGPU::FeatureFmaMixInsts) && in getInstruction()
536 if (STI.hasFeature(AMDGPU::FeatureGFX940Insts) && in getInstruction()
540 if (STI.hasFeature(AMDGPU::FeatureGFX90AInsts) && in getInstruction()
590 if (STI.hasFeature(AMDGPU::FeatureGFX90AInsts) && in getInstruction()
594 if (STI.hasFeature(AMDGPU::FeatureGFX10_BEncoding) && in getInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUMCAsmInfo.cpp60 if (STI->hasFeature(AMDGPU::FeatureNSAEncoding)) in getMaxInstLength()
64 if (STI->hasFeature(AMDGPU::FeatureVOP3Literal)) in getMaxInstLength()
H A DR600MCCodeEmitter.cpp101 if (!(STI.hasFeature(R600::FeatureCaymanISA))) { in encodeInstruction()
129 if ((STI.hasFeature(R600::FeatureR600ALUInst)) && in encodeInstruction()
H A DAMDGPUMCCodeEmitter.cpp149 STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)) in getLit16Encoding()
206 STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)) in getLit32Encoding()
246 STI.hasFeature(AMDGPU::FeatureInv2PiInlineImm)) in getLit64Encoding()
414 if ((bytes > 8 && STI.hasFeature(AMDGPU::FeatureVOP3Literal)) || in encodeInstruction()
415 (bytes > 4 && !STI.hasFeature(AMDGPU::FeatureVOP3Literal))) in encodeInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.cpp529 if (ST.hasFeature(AMDGPU::FeatureGFX12Insts)) in getVOPDEncodingFamily()
531 if (ST.hasFeature(AMDGPU::FeatureGFX11Insts)) in getVOPDEncodingFamily()
2059 return STI.hasFeature(AMDGPU::FeatureXNACK); in hasXNACK()
2063 return STI.hasFeature(AMDGPU::FeatureSRAMECC); in hasSRAMECC()
2067 return STI.hasFeature(AMDGPU::FeatureMIMG_R128) && !STI.hasFeature(AMDGPU::FeatureR128A16); in hasMIMG_R128()
2071 return STI.hasFeature(AMDGPU::FeatureA16); in hasA16()
2075 return STI.hasFeature(AMDGPU::FeatureG16); in hasG16()
2079 return !STI.hasFeature(AMDGPU::FeatureUnpackedD16VMem) && !isCI(STI) && in hasPackedD16()
2084 return STI.hasFeature(AMDGPU::FeatureGDS); in hasGDS()
2101 return STI.hasFeature(AMDGPU::FeatureSouthernIslands); in isSI()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86AsmBackend.cpp295 assert((STI.hasFeature(X86::Is32Bit) || STI.hasFeature(X86::Is64Bit)) && in determinePaddingPrefix()
336 if (STI.hasFeature(X86::Is64Bit)) in determinePaddingPrefix()
490 if (!(STI.hasFeature(X86::Is64Bit) || STI.hasFeature(X86::Is32Bit))) in canPadBranches()
754 bool Is16BitMode = STI.hasFeature(X86::Is16Bit); in relaxInstruction()
976 if (STI.hasFeature(X86::Is16Bit)) in getMaximumNopSize()
978 if (!STI.hasFeature(X86::FeatureNOPL) && !STI.hasFeature(X86::Is64Bit)) in getMaximumNopSize()
980 if (STI.hasFeature(X86::TuningFast7ByteNOP)) in getMaximumNopSize()
982 if (STI.hasFeature(X86::TuningFast15ByteNOP)) in getMaximumNopSize()
984 if (STI.hasFeature(X86::TuningFast11ByteNOP)) in getMaximumNopSize()
1033 STI->hasFeature(X86::Is16Bit) ? Nops16Bit : Nops32Bit; in writeNopData()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/Disassembler/
H A DRISCVDisassembler.cpp74 bool IsRVE = Decoder->getSubtargetInfo().hasFeature(RISCV::FeatureStdExtE); in DecodeGPRRegisterClass()
532 TRY_TO_DECODE(STI.hasFeature(FEATURE), DECODER_TABLE, DESC)
546 TRY_TO_DECODE(STI.hasFeature(RISCV::FeatureStdExtZdinx) && in getInstruction32()
547 !STI.hasFeature(RISCV::Feature64Bit), in getInstruction32()
550 TRY_TO_DECODE(STI.hasFeature(RISCV::FeatureStdExtZacas) && in getInstruction32()
551 !STI.hasFeature(RISCV::Feature64Bit), in getInstruction32()
639 TRY_TO_DECODE_AND_ADD_SP(!STI.hasFeature(RISCV::Feature64Bit), in getInstruction16()
649 TRY_TO_DECODE_AND_ADD_SP(STI.hasFeature(RISCV::FeatureVendorXwchc), in getInstruction16()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURemoveIncompatibleFunctions.cpp168 if (ST->hasFeature(Feature) && !GPUFeatureBits.test(Feature)) { in checkFunction()
179 ST->hasFeature(AMDGPU::FeatureWavefrontSize32)) { in checkFunction()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/MCTargetDesc/
H A DLoongArchAsmBackend.cpp188 if (!AF.getSubtargetInfo()->hasFeature(LoongArch::FeatureRelax)) in shouldInsertExtraNopBytesForCodeAlign()
211 if (!AF.getSubtargetInfo()->hasFeature(LoongArch::FeatureRelax)) in shouldInsertFixupForCodeAlign()
259 return STI->hasFeature(LoongArch::FeatureRelax); in shouldForceRelocation()
476 if (!STI.hasFeature(LoongArch::FeatureRelax)) in handleAddSubRelocations()
513 OSABI, Is64Bit, STI.hasFeature(LoongArch::FeatureRelax)); in createObjectTargetWriter()
/freebsd/contrib/llvm-project/clang/lib/CodeGen/Targets/
H A DHexagon.cpp146 if (T.hasFeature("hvx")) { in classifyReturnType()
147 assert(T.hasFeature("hvx-length64b") || T.hasFeature("hvx-length128b")); in classifyReturnType()
148 uint64_t VecSize = T.hasFeature("hvx-length64b") ? 64*8 : 128*8; in classifyReturnType()
/freebsd/contrib/llvm-project/clang/lib/Sema/
H A DSemaMIPS.cpp36 if (!TI.hasFeature("dsp")) in CheckMipsBuiltinCpu()
42 if (!TI.hasFeature("dspr2")) in CheckMipsBuiltinCpu()
49 if (!TI.hasFeature("msa")) in CheckMipsBuiltinCpu()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/MCTargetDesc/
H A DMSP430ELFStreamer.cpp58 Streamer.emitInt8(STI.hasFeature(MSP430::FeatureX) ? ISAMSP430X : ISAMSP430); in MSP430TargetELFStreamer()

123456