| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.h | 308 unsigned getVectorTypeBreakdownForCallingConv(
|
| H A D | MipsISelLowering.cpp | 122 unsigned MipsTargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in MipsTargetLowering
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 92 unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &Context,
|
| H A D | RISCVISelLowering.cpp | 2420 unsigned RISCVTargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in RISCVTargetLowering
2423 unsigned NumRegs = TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.h | 43 unsigned getVectorTypeBreakdownForCallingConv(
|
| H A D | SIISelLowering.cpp | 1125 unsigned SITargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in SITargetLowering
1177 return TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 269 unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &Context,
|
| H A D | HexagonISelLowering.cpp | 160 unsigned HexagonTargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in HexagonTargetLowering
196 return TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 533 unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &Context,
|
| H A D | AArch64ISelLowering.cpp | 30478 getVectorTypeBreakdownForCallingConv(Context, CC, VT, VT1, NumIntermediates, in getRegisterTypeForCallingConv()
30493 return getVectorTypeBreakdownForCallingConv(Context, CC, VT, VT1, in getNumRegistersForCallingConv()
30497 unsigned AArch64TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in AArch64TargetLowering
30500 int NumRegs = TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 1623 unsigned getVectorTypeBreakdownForCallingConv(
|
| H A D | X86ISelLoweringCall.cpp | 175 unsigned X86TargetLowering::getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function in X86TargetLowering
204 return TargetLowering::getVectorTypeBreakdownForCallingConv(Context, CC, VT, IntermediateVT, in getVectorTypeBreakdownForCallingConv()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1206 virtual unsigned getVectorTypeBreakdownForCallingConv( in getVectorTypeBreakdownForCallingConv() function
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 358 NumRegs = TLI.getVectorTypeBreakdownForCallingConv( in getCopyFromPartsVector()
762 NumRegs = TLI.getVectorTypeBreakdownForCallingConv( in getCopyToPartsVector()
|