Home
last modified time | relevance | path

Searched refs:getVectorShuffle (Results 1 – 21 of 21) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp4578 static SDValue getVectorShuffle(SelectionDAG &DAG, EVT VT, const SDLoc &dl, in getVectorShuffle() function
4595 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getVectorShuffle()
4603 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackl()
4611 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackh()
4641 return DAG.getVectorShuffle(VT, dl, DAG.getBitcast(VT, LHS), in getPack()
4696 return DAG.getVectorShuffle(VT, SDLoc(V2), V1, V2, MaskVec); in getShuffleVectorZeroOrUndef()
6719 return DAG.getVectorShuffle(VT, SDLoc(V1), V1, VZeroOrUndef, Mask); in LowerBuildVectorv4x32()
6842 return DAG.getVectorShuffle(NVT, dl, V1, DAG.getUNDEF(NVT), Mask); in LowerAsSplatVectorLoad()
7061 return DAG.getVectorShuffle(VT, DL, V, Z, ClearMask); in EltsFromConsecutiveLoads()
7608 SDValue NV = DAG.getVectorShuffle(VT, DL, VecIn1, VecIn2, Mask); in buildFromShuffleMostly()
[all …]
H A DX86ISelLoweringCall.cpp1988 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getMOVL()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp757 return DAG.getVectorShuffle(OpTy, dl, Op0, Op1, Mask); in getByteShuffle()
775 return DAG.getVectorShuffle(ResTy, dl, opCastElem(Op0, MVT::i8, DAG), in getByteShuffle()
916 SDValue S = DAG.getVectorShuffle(ExtTy, dl, ExtVec, in buildHvxVectorReg()
1019 SDValue S = DAG.getVectorShuffle(ByteTy, dl, T, DAG.getUNDEF(ByteTy), Mask); in createHvxPrefixPred()
1321 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred()
1347 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred()
1561 DAG.getVectorShuffle(ByteTy, dl, Vor, DAG.getUNDEF(ByteTy), Mask); in compressHvxPred()
3514 DAG.getVectorShuffle(SrcTy, dl, Src, DAG.getUNDEF(SrcTy), Mask); in combineTruncateBeforeLegal()
3581 return DAG.getVectorShuffle(LongTy, dl, Cat, DAG.getUNDEF(LongTy), LongMask); in combineConcatVectorsBeforeLegal()
H A DHexagonISelDAGToDAGHVX.cpp2807 DAG.getVectorShuffle(PairTy, dl, DAG.getBitcast(PairTy, Inp), in ppHvxShuffleOfShuffle()
H A DHexagonISelLowering.cpp2876 SDValue S = DAG.getVectorShuffle(MVT::v8i8, dl, A, DAG.getUNDEF(MVT::v8i8), in contractPredicate()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp1252 DAG.getVectorShuffle(SrcVT, DL, Src, DAG.getUNDEF(SrcVT), ShuffleMask)); in ExpandANY_EXTEND_VECTOR_INREG()
1312 DAG.getVectorShuffle(SrcVT, DL, Zero, Src, ShuffleMask)); in ExpandZERO_EXTEND_VECTOR_INREG()
1338 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), ShuffleMask); in ExpandBSWAP()
1388 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), in ExpandBITREVERSE()
H A DDAGCombiner.cpp5920 return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
5933 return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
15759 R = DAG.getVectorShuffle(N0.getValueType(), SDLoc(N0), Ops[0], Ops[1], in visitFREEZE()
21971 SDValue Shuf = DAG.getVectorShuffle(ShufVT, DL, DestVecBC, PaddedSubV, Mask); in combineInsertEltToShuffle()
23218 SDValue Shuffle = DAG.getVectorShuffle(InVT1, DL, VecIn1, VecIn2, Mask); in createBuildVecShuffle()
23563 Shuffles[In] = DAG.getVectorShuffle(VT, DL, L, R, Mask); in reduceBuildVecToShuffle()
24171 return DAG.getVectorShuffle(VT, dl, ShufOps[0], ShufOps[1], Mask); in combineConcatVectorOfShuffleAndItsOperands()
24760 return DAG.getVectorShuffle(NarrowVT, DL, NewOps[0], NewOps[1], NewMask); in foldExtractSubvectorFromShuffleVector()
25016 SDValue Shuf0 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask0); in foldShuffleOfConcatUndefs()
25017 SDValue Shuf1 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask1); in foldShuffleOfConcatUndefs()
[all …]
H A DLegalizeDAG.cpp291 return DAG.getVectorShuffle(NVT, dl, N1, N2, Mask); in ShuffleWithNarrowerEltType()
305 return DAG.getVectorShuffle(NVT, dl, N1, N2, NewMask); in ShuffleWithNarrowerEltType()
405 return DAG.getVectorShuffle(Vec.getValueType(), dl, Vec, ScVec, ShufOps); in ExpandINSERT_VECTOR_ELT()
1894 Shuffle = DAG.getVectorShuffle(VT, dl, IntermedVals[i].first, in ExpandBVWithShuffles()
1927 Res = DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBVWithShuffles()
2036 return DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBUILD_VECTOR()
H A DLegalizeVectorTypes.cpp1749 InHi = DAG.getVectorShuffle(InLoVT, dl, InLo, DAG.getUNDEF(InLoVT), SplitHi); in SplitVecRes_ExtVecInRegOp()
2952 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx], in SplitVecRes_VECTOR_SHUFFLE()
2964 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE()
2971 Output = DAG.getVectorShuffle(NewVT, DL, TmpInputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE()
5524 return DAG.getVectorShuffle(WidenVT, dl, in WidenVecRes_CONCAT_VECTORS()
6201 return DAG.getVectorShuffle(WidenVT, dl, InOp1, InOp2, NewMask); in WidenVecRes_VECTOR_REVERSE()
6255 return DAG.getVectorShuffle(WidenVT, dl, ReverseVal, DAG.getUNDEF(WidenVT), in WidenVecRes_SETCC()
H A DSelectionDAGBuilder.cpp4035 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, Mask)); in visitShuffleVector()
4109 SDValue Result = DAG.getVectorShuffle(PaddedVT, DL, Src1, Src2, MappedOps); in visitShuffleVector()
4173 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, MappedOps)); in visitShuffleVector()
12422 setValue(&I, DAG.getVectorShuffle(VT, DL, V, DAG.getUNDEF(VT), Mask)); in visitVectorReverse()
12442 SDValue Even = DAG.getVectorShuffle(OutVT, DL, Lo, Hi, in visitVectorDeinterleave()
12444 SDValue Odd = DAG.getVectorShuffle(OutVT, DL, Lo, Hi, in visitVectorDeinterleave()
12469 setValue(&I, DAG.getVectorShuffle(OutVT, DL, V, DAG.getUNDEF(OutVT), in visitVectorInterleave()
12523 setValue(&I, DAG.getVectorShuffle(VT, DL, V1, V2, Mask)); in visitVectorSplice()
H A DSelectionDAG.cpp2085 SDValue SelectionDAG::getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, in getVectorShuffle() function in SelectionDAG
2263 return getVectorShuffle(VT, SDLoc(&SV), Op1, Op0, MaskVec); in getCommutedVectorShuffle()
H A DTargetLowering.cpp1382 SDValue NewOp = TLO.DAG.getVectorShuffle(VT, dl, Op0, Op1, ShuffleMask); in SimplifyDemandedBits()
3831 return DAG.getVectorShuffle(VT, DL, N0, N1, Mask); in buildLegalVectorShuffle()
H A DLegalizeIntegerTypes.cpp5846 return DAG.getVectorShuffle(OutVT, dl, V0, V1, NewMask); in PromoteIntRes_VECTOR_SHUFFLE()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp2044 Src = DAG.getVectorShuffle( in LowerConvertLow()
2240 Result = DAG.getVectorShuffle(VecT, DL, Src1, Src2, MaskRef); in LowerBUILD_VECTOR()
2496 SDValue NewShuffle = DAG.getVectorShuffle( in performVECTOR_SHUFFLECombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp3765 DAG.getVectorShuffle(MVT::v4i32, dl, SetCC32, SetCC32, ShuffV); in LowerSETCC()
8157 return DAG.getVectorShuffle(WideVT, DL, Op1, Op2, ShuffV); in LowerTRUNCATEVector()
8748 SDValue Arrange = DAG.getVectorShuffle(WideVT, dl, Wide, ShuffleSrc2, ShuffV); in LowerINT_TO_FPVector()
9278 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, LHS, RHS, Ops); in BuildVSLDOI()
9821 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, OpLHS, OpRHS, ShufIdxs); in GeneratePerfectShuffle()
10129 DAG.getVectorShuffle(MVT::v16i8, dl, DAG.getBitcast(MVT::v16i8, N0), in LowerROTL()
11697 return DAG.getVectorShuffle(MVT::v16i8, dl, OddParts, EvenParts, Ops); in LowerMUL()
11699 return DAG.getVectorShuffle(MVT::v16i8, dl, EvenParts, OddParts, Ops); in LowerMUL()
14840 ReturnSDVal = DAG.getVectorShuffle(N->getValueType(0), dl, WideLoad, in combineBVOfConsecutiveLoads()
14874 DAG.getVectorShuffle(Input.getValueType(), dl, Input, in addShuffleForVecExtend()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h833 SDValue getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, SDValue N2,
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp12326 SDValue Shuffle = DAG.getVectorShuffle(ShuffleVT, dl, ShuffleOps[0], in ReconstructShuffle()
13064 DAG.getVectorShuffle(NewVT, DL, V0, V1, NewMask)); in tryWidenMaskForShuffle()
14333 DAG.getVectorShuffle(VT, dl, VEC1, VEC2, MaskVec); in LowerBUILD_VECTOR()
18138 NBV = DAG.getVectorShuffle(PreExtendVT, DL, BV.getOperand(0).getOperand(0), in performBuildShuffleExtendCombine()
19340 DAG.getVectorShuffle( in performConcatVectorsCombine()
20731 DAG.getVectorShuffle(Op0.getValueType(), DL, SubL, SubH, LowMask); in performExtBinopLoadFold()
20733 DAG.getVectorShuffle(Op0.getValueType(), DL, SubL, SubH, HighMask); in performExtBinopLoadFold()
20744 Ext0 = DAG.getVectorShuffle(VT, DL, SubL, SubH, LowMask); in performExtBinopLoadFold()
20745 Ext1 = DAG.getVectorShuffle(VT, DL, SubL, SubH, HighMask); in performExtBinopLoadFold()
24331 SDValue Mask = DAG.getVectorShuffle(CCVT, DL, SetCC, SetCC, DUPMask); in performSelectCombine()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp3273 Op = DAG.getVectorShuffle(MVT::v4f32, DL, Op, DAG.getUNDEF(MVT::v4f32), Mask); in expandV4F32ToV2F64()
6001 SDValue Shuf = DAG.getVectorShuffle(InVT, DL, PackedOp, ZeroVec, Mask); in lowerZERO_EXTEND_VECTOR_INREG()
7573 return DAG.getVectorShuffle(VecVT, SDLoc(N), Op0, Op1, SV->getMask()); in combineBSWAP()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp5069 SubVec = DAG.getVectorShuffle(OneRegVT, DL, SubVec, SubVec, SrcSubMask); in lowerShuffleViaVRegSplitting()
5101 SDValue Shuffled = DAG.getVectorShuffle(WidenVT, DL, V1, V2, SVN->getMask()); in lowerVECTOR_SHUFFLE()
5362 V1 = DAG.getVectorShuffle(VT, DL, V1, DAG.getUNDEF(VT), ShuffleMaskLHS); in lowerVECTOR_SHUFFLE()
5363 V2 = DAG.getVectorShuffle(VT, DL, V2, DAG.getUNDEF(VT), ShuffleMaskRHS); in lowerVECTOR_SHUFFLE()
17128 DAG.getVectorShuffle(VT, DL, Load, DAG.getUNDEF(VT), ShuffleMask); in PerformDAGCombine()
17190 SDValue Shuffle = DAG.getVectorShuffle(VT, DL, MSN->getValue(), in PerformDAGCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp8571 return DAG.getVectorShuffle(VT, DL, OpLHS, OpLHS, NewMask); in LowerReverse_VECTOR_SHUFFLE()
8660 SDValue Shuffled = DAG.getVectorShuffle(NewVT, dl, PredAsVector1, in LowerVECTOR_SHUFFLE_i1()
8747 SDValue NewShuffle = DAG.getVectorShuffle( in LowerVECTOR_SHUFFLEUsingMovs()
15765 return DAG.getVectorShuffle(VT, SDLoc(N), NewConcat, in PerformVECTOR_SHUFFLECombine()
16593 SDValue Shuff = DAG.getVectorShuffle( in PerformTruncatingStoreCombine()
17460 return DCI.DAG.getVectorShuffle(VT, DL, NewBinOp, UndefV, Shuf0->getMask()); in PerformVQDMULHCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp1335 return DAG.getVectorShuffle(VT, DL, V1, V2, NewMask); in lowerVECTOR_SHUFFLE()