| /freebsd/contrib/llvm-project/llvm/tools/llvm-mca/Views/ |
| H A D | RegisterFileStatistics.cpp | 22 const MCSchedModel &SM = STI.getSchedModel(); in RegisterFileStatistics()
121 assert(STI.getSchedModel().hasExtraProcessorInfo() && in printView()
124 STI.getSchedModel().getExtraProcessorInfo(); in printView()
|
| H A D | ResourcePressureView.cpp | 27 const MCSchedModel &SM = getSubTargetInfo().getSchedModel(); in ResourcePressureView()
109 const MCSchedModel &SM = getSubTargetInfo().getSchedModel(); in printResourcePressurePerIter()
153 printColumnNames(FOS, getSubTargetInfo().getSchedModel()); in printResourcePressurePerInst()
|
| H A D | SchedulerStatistics.cpp | 22 : SM(STI.getSchedModel()), LQResourceID(0), SQResourceID(0), NumIssued(0), in SchedulerStatistics()
25 Usage(STI.getSchedModel().NumProcResourceKinds, {0, 0, 0}) { in SchedulerStatistics()
|
| H A D | TimelineView.cpp | 46 const MCSchedModel &SM = getSubTargetInfo().getSchedModel(); in onReservedBuffers()
171 getSubTargetInfo().getSchedModel().MicroOpBufferSize); in printWaitTimeEntry()
|
| H A D | InstructionInfoView.cpp | 114 const MCSchedModel &SM = STI.getSchedModel(); in collectData()
|
| H A D | BottleneckAnalysis.cpp | 446 : InstructionView(sti, Printer, S), Tracker(sti.getSchedModel()), in BottleneckAnalysis()
613 const MCSchedModel &SM = getSubTargetInfo().getSchedModel(); in printBottleneckHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/MCA/ |
| H A D | InstrBuilder.cpp | 38 const MCSchedModel &SM = STI.getSchedModel(); in InstrBuilder()
40 computeProcResourceMasks(STI.getSchedModel(), ProcResourceMasks); in InstrBuilder()
47 const MCSchedModel &SM = STI.getSchedModel(); in initializeUsedResources()
271 const MCSchedModel &SM = STI.getSchedModel(); in populateWrites()
545 const MCSchedModel &SM = STI.getSchedModel(); in getVariantSchedClassID()
562 assert(STI.getSchedModel().hasInstrSchedModel() && in createInstrDescImpl()
568 const MCSchedModel &SM = STI.getSchedModel(); in createInstrDescImpl()
704 *STI.getSchedModel().getSchedClassDesc(D.SchedClassID); in createInstruction()
719 unsigned ProcID = STI.getSchedModel().getProcessorID(); in createInstruction()
|
| H A D | Context.cpp | 34 const MCSchedModel &SM = STI.getSchedModel(); in createDefaultPipeline()
75 const MCSchedModel &SM = STI.getSchedModel(); in createInOrderPipeline()
|
| /freebsd/contrib/llvm-project/llvm/tools/llvm-mca/ |
| H A D | PipelinePrinter.cpp | 52 const MCSchedModel &SM = STI.getSchedModel(); in getJSONSimulationParameters()
82 const MCSchedModel &SM = STI.getSchedModel(); in getJSONTargetInfo()
|
| H A D | llvm-mca.cpp | 408 if (!STI->getSchedModel().hasInstrSchedModel()) { in main()
414 if (STI->getSchedModel().InstrItineraries) in main()
422 bool IsOutOfOrder = STI->getSchedModel().isOutOfOrder(); in main()
558 const MCSchedModel &SM = STI->getSchedModel(); in main()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetSubtargetInfo.cpp | 49 return getSchedModel().PostRAScheduler; in enablePostRAScheduler()
|
| H A D | VLIWMachineScheduler.cpp | 272 SchedModel = DAG->getSchedModel(); in initialize()
279 const InstrItineraryData *Itin = DAG->getSchedModel()->getInstrItineraries(); in initialize()
289 Top.ResourceModel = createVLIWResourceModel(STI, DAG->getSchedModel()); in initialize()
290 Bot.ResourceModel = createVLIWResourceModel(STI, DAG->getSchedModel()); in initialize()
|
| H A D | TargetSchedule.cpp | 53 SchedModel = TSInfo->getSchedModel(); in init()
|
| /freebsd/contrib/llvm-project/llvm/lib/MCA/Stages/ |
| H A D | InOrderIssueStage.cpp | 49 : STI(STI), PRF(PRF), RM(STI.getSchedModel()), CB(CB), LSU(LSU), in InOrderIssueStage()
53 return STI.getSchedModel().IssueWidth; in getIssueWidth()
|
| H A D | DispatchStage.cpp | 35 DispatchWidth = Subtarget.getSchedModel().IssueWidth; in DispatchStage()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVSubtarget.cpp | 139 ? getSchedModel().LoadLatency + 1 in getMaxBuildIntsCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/MCA/HardwareUnits/ |
| H A D | RegisterFile.cpp | 507 const MCSchedModel &SM = STI.getSchedModel(); in collectWrites()
574 const MCSchedModel &SM = STI.getSchedModel(); in checkRAWHazards()
638 const MCSchedModel &SM = STI.getSchedModel(); in addRegisterRead()
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCSchedule.cpp | 93 const MCSchedModel &SM = STI.getSchedModel(); in getReciprocalThroughput()
|
| H A D | MCSubtargetInfo.cpp | 335 InstrItins = InstrItineraryData(getSchedModel(), Stages, OperandCycles, in initInstrItins()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCSubtarget.cpp | 150 return getSchedModel().hasInstrSchedModel() && EnableMachinePipeliner; in enableMachinePipeliner()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCSubtargetInfo.h | 163 const MCSchedModel &getSchedModel() const { return *CPUSchedModel; } in getSchedModel() function
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ScheduleDAGInstrs.h | 269 const TargetSchedModel *getSchedModel() const { return &SchedModel; } in getSchedModel() function
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMSubtarget.cpp | 392 return getSchedModel().hasInstrSchedModel() && useMachinePipeliner(); in enableMachinePipeliner()
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/MCDisassembler/ |
| H A D | Disassembler.cpp | 198 const MCSchedModel SCModel = STI->getSchedModel(); in getLatency()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCInstrInfo.cpp | 434 const InstrItinerary *II = STI.getSchedModel().InstrItineraries; in getCVIResources()
453 const InstrItinerary *II = STI.getSchedModel().InstrItineraries; in getUnits()
464 const InstrItinerary *II = STI.getSchedModel().InstrItineraries; in getOtherReservedSlots()
|