Home
last modified time | relevance | path

Searched refs:getRegClassFor (Results 1 – 25 of 43) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DResourcePriorityQueue.cpp95 && (TLI->getRegClassFor(VT)->getID() == RCId)) { in numberRCValPredInSU()
133 && (TLI->getRegClassFor(VT)->getID() == RCId)) { in numberRCValSuccInSU()
328 && TLI->getRegClassFor(VT) in rawRegPressureDelta()
329 && TLI->getRegClassFor(VT)->getID() == RCId) in rawRegPressureDelta()
339 if (TLI->isTypeLegal(VT) && TLI->getRegClassFor(VT) in rawRegPressureDelta()
340 && TLI->getRegClassFor(VT)->getID() == RCId) in rawRegPressureDelta()
477 const TargetRegisterClass *RC = TLI->getRegClassFor(VT); in scheduledNode()
488 const TargetRegisterClass *RC = TLI->getRegClassFor(VT); in scheduledNode()
H A DInstrEmitter.cpp106 UseRC = TLI->getRegClassFor(VT, Node->isDivergent()); in EmitCopyFromReg()
211 const TargetRegisterClass *VTRC = TLI->getRegClassFor( in CreateVirtualRegisters()
273 const TargetRegisterClass *RC = TLI->getRegClassFor( in getVR()
416 ? TLI->getRegClassFor(OpVT, in AddOperand()
489 RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx); in ConstrainForSubReg()
523 TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent()); in EmitSubregNode()
594 TLI->getRegClassFor(Node->getSimpleValueType(0), Node->isDivergent()); in EmitSubregNode()
H A DFastISel.cpp322 Reg = createResultReg(TLI.getRegClassFor(VT)); in materializeConstant()
803 CLI.ResultReg = createResultReg(TLI.getRegClassFor(ValueType)); in selectPatchpoint()
1513 const TargetRegisterClass *TyRegClass = TLI.getRegClassFor(Ty); in selectFreeze()
2180 Register ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in fastEmitInst_extractsubreg()
H A DFunctionLoweringInfo.cpp377 return RegInfo->createVirtualRegister(TLI->getRegClassFor(VT, isDivergent)); in CreateReg()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DSwiftErrorValueTracking.cpp36 const TargetRegisterClass *RC = TLI->getRegClassFor(TLI->getPointerTy(DL)); in getOrCreateVReg()
58 const TargetRegisterClass *RC = TLI->getRegClassFor(TLI->getPointerTy(DL)); in getOrCreateVRegDefAt()
126 auto const *RC = TLI->getRegClassFor(TLI->getPointerTy(DL)); in createEntriesInEntryBlock()
240 auto const *RC = TLI->getRegClassFor(TLI->getPointerTy(DL)); in propagateVRegs()
H A DCallingConvLower.cpp253 const TargetRegisterClass *RC = TL->getRegClassFor(RegVT); in analyzeMustTailForwardedRegisters()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp420 Register MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToFPReg()
431 Register MoveReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMoveToIntReg()
457 Register DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
469 Register DestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeFP()
529 ResultReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeInt()
620 Register NewDestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
635 Register NewDestReg = createResultReg(TLI.getRegClassFor(VT)); in ARMMaterializeGV()
689 const TargetRegisterClass* RC = TLI.getRegClassFor(VT); in fastMaterializeAlloca()
1004 RC = TLI.getRegClassFor(VT); in ARMEmitLoad()
1016 RC = TLI.getRegClassFor(VT); in ARMEmitLoad()
[all …]
H A DARMISelLowering.h596 getRegClassFor(MVT VT, bool isDivergent = false) const override;
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FastISel.cpp465 const TargetRegisterClass *RC = TLI.getRegClassFor(VT); in X86FastEmitLoad()
2040 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitCMoveSelect()
2201 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitSSESelect()
2344 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitPseudoSelect()
2371 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86SelectSelect()
2441 const TargetRegisterClass *RC = TLI.getRegClassFor(DstVT); in X86SelectIntToFP()
2500 return X86SelectFPExtOrFPTrunc(I, Opc, TLI.getRegClassFor(MVT::f64)); in X86SelectFPExt()
2514 return X86SelectFPExtOrFPTrunc(I, Opc, TLI.getRegClassFor(MVT::f32)); in X86SelectFPTrunc()
2571 const TargetRegisterClass *DstClass = TLI.getRegClassFor(DstVT); in X86SelectBitCast()
2646 const TargetRegisterClass *RC = TLI.getRegClassFor(MVT::v8i16); in fastLowerIntrinsicCall()
[all …]
H A DX86ISelLoweringCall.cpp1682 TargLowering.getRegClassFor(FR.VT)); in forwardMustTailParameters()
1877 MF.getRegInfo().createVirtualRegister(getRegClassFor(PtrTy)); in LowerFormalArguments()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp1757 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitSignExtendToI32InReg()
1776 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitAtomicBinaryPartword()
1779 getRegClassFor(ArePtrs64bit ? MVT::i64 : MVT::i32); in emitAtomicBinaryPartword()
1972 const TargetRegisterClass *RC = getRegClassFor(MVT::getIntegerVT(Size * 8)); in emitAtomicCmpSwap()
2024 const TargetRegisterClass *RC = getRegClassFor(MVT::i32); in emitAtomicCmpSwapPartword()
2027 getRegClassFor(ArePtrs64bit ? MVT::i64 : MVT::i32); in emitAtomicCmpSwapPartword()
2151 DestReg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i64)); in lowerREADCYCLECOUNTER()
2163 DestReg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i32)); in lowerREADCYCLECOUNTER()
2712 Register Reg = MF.addLiveIn(RA, getRegClassFor(VT)); in lowerRETURNADDR()
3865 const TargetRegisterClass *RC = getRegClassFor(RegVT); in LowerFormalArguments()
[all …]
H A DMipsSEISelDAGToDAG.cpp1251 TLI->getRegClassFor(ViaVecTy.getSimpleVT()); in trySelect()
1320 const TargetRegisterClass *RC = TLI->getRegClassFor(ResVecTySimple); in trySelect()
H A DMipsFastISel.cpp1303 Register ResultReg = createResultReg(TLI.getRegClassFor(CopyVT)); in finishCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp400 return fastEmitInst_i(Opc, TLI.getRegClassFor(VT), Imm); in materializeFP()
413 Register ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP()
431 Register ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP()
570 return fastEmitInst_r(Opc, TLI.getRegClassFor(VT), ZReg); in fastMaterializeFloatZero()
2895 Register ResultReg = fastEmitInst_r(Opc, TLI.getRegClassFor(DestVT), SrcReg); in selectIntToFP()
3612 Register ResultReg = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
3771 ResultReg1 = createResultReg(TLI.getRegClassFor(VT)); in fastLowerIntrinsicCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp503 Reg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i32)); in LowerCCCArguments()
1057 Register Reg = MF.addLiveIn(TRI->getRARegister(), getRegClassFor(MVT::i32)); in LowerRETURNADDR()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.h568 const TargetRegisterClass *getRegClassFor(MVT VT,
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVCallingConv.cpp283 const TargetRegisterClass *RC = TLI.getRegClassFor(ValVT); in allocateRVVReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp1507 const TargetRegisterClass *CpyRC = TLI.getRegClassFor(CopyVT); in finishCall()
1512 ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in finishCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp844 const TargetRegisterClass *RC = getRegClassFor(MVT::i64); in EmitSubregExt()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp1001 Reg = MF.getRegInfo().createVirtualRegister(getRegClassFor(PtrTy)); in LowerFormalArguments()
1038 F.VReg = MF.getRegInfo().createVirtualRegister(getRegClassFor(F.VT)); in LowerFormalArguments()
3402 auto *ARClass = getRegClassFor(SPTy); in LowerDYNAMIC_STACKALLOC()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp1222 unsigned Reg = MF.addLiveIn(RI.getRARegister(), getRegClassFor(MVT::i32)); in LowerRETURNADDR()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp591 getRegClassFor(MVT::i16)); in LowerCCCArguments()
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp936 Register RA = MF.addLiveIn(Xtensa::A0, getRegClassFor(MVT::i32)); in LowerRETURNADDR()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp652 getRegClassFor(VA.getLocVT())); in LowerFormalArguments_64()
2867 Register RetReg = MF.addLiveIn(SP::I7, TLI.getRegClassFor(PtrVT)); in LowerRETURNADDR()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp930 const TargetRegisterClass *RC = getRegClassFor(RegVT); in LowerFormalArguments()
1273 Register Reg = MF.addLiveIn(HRI.getRARegister(), getRegClassFor(MVT::i32)); in LowerRETURNADDR()

12