| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kRegisterInfo.cpp | 98 (BestRC->hasSubClass(RC) && RC->getNumRegs() > BestRC->getNumRegs()))) in getMaximalPhysRegClass()
108 for (unsigned i = 0; i < TRC.getNumRegs(); ++i) { in getRegisterOrder()
125 BitVector Reserved(getNumRegs()); in getReservedRegs()
138 for (size_t Reg = 0, Total = getNumRegs(); Reg != Total; ++Reg) { in getReservedRegs()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | LivePhysRegs.h | 63 LiveRegs.setUniverse(TRI.getNumRegs()); in LivePhysRegs()
73 LiveRegs.setUniverse(TRI.getNumRegs()); in init()
85 assert(Reg <= TRI->getNumRegs() && "Expected a physical register."); in addReg()
94 assert(Reg <= TRI->getNumRegs() && "Expected a physical register."); in removeReg()
|
| H A D | TargetRegisterInfo.h | 82 unsigned getNumRegs() const { return MC->getNumRegs(); } in getNumRegs() function
85 return ArrayRef(begin(), getNumRegs()); in getRegisters()
282 return getNumRegs(); in getNumSupportedRegs()
375 unsigned NumRegs = getNumRegs(); in getRegisterCosts()
|
| H A D | ExecutionDomainFix.h | 140 : MachineFunctionPass(PassID), RC(&RC), NumRegs(RC.getNumRegs()) {} in ExecutionDomainFix()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | CriticalAntiDepBreaker.cpp | 45 Classes(TRI->getNumRegs(), nullptr), KillIndices(TRI->getNumRegs(), 0), in CriticalAntiDepBreaker()
46 DefIndices(TRI->getNumRegs(), 0), KeepRegs(TRI->getNumRegs(), false) {} in CriticalAntiDepBreaker()
52 for (unsigned i = 1, e = TRI->getNumRegs(); i != e; ++i) { in StartBlock()
114 for (unsigned Reg = 1; Reg != TRI->getNumRegs(); ++Reg) { in Observe()
268 for (unsigned i = 1, e = TRI->getNumRegs(); i != e; ++i) { in ScanInstruction()
466 for (unsigned Reg = 1; Reg < TRI->getNumRegs(); ++Reg) { in BreakAntiDependencies()
520 std::vector<unsigned> LastNewReg(TRI->getNumRegs(), 0); in BreakAntiDependencies()
|
| H A D | RegUsageInfoCollector.cpp | 127 unsigned RegMaskSize = MachineOperand::getRegMaskSize(TRI->getNumRegs()); in runOnMachineFunction()
157 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in runOnMachineFunction()
184 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in runOnMachineFunction()
|
| H A D | RDFRegisters.cpp | 31 RegInfos.resize(TRI.getNumRegs()); in PhysicalRegisterInfo()
33 BitVector BadRC(TRI.getNumRegs()); in PhysicalRegisterInfo()
81 for (unsigned I = 1, E = TRI.getNumRegs(); I != E; ++I) { in PhysicalRegisterInfo()
92 BitVector AS(TRI.getNumRegs()); in PhysicalRegisterInfo()
111 for (unsigned i = 1, e = TRI.getNumRegs(); i != e; ++i) { in getAliasSet()
144 unsigned NumRegs = TRI.getNumRegs(); in getUnits()
256 if (0 < A.idx() && A.idx() < TRI.getNumRegs()) in less()
|
| H A D | RegisterClassInfo.cpp | 95 BitVector CSRHintsForAllocOrder(TRI->getNumRegs()); in runOnMachineFunction()
131 unsigned NumRegs = RC->getNumRegs(); in compute()
232 unsigned NReserved = RC->getNumRegs() - NAllocatableRegs; in computePSetLimit()
|
| H A D | TargetFrameLoweringImpl.cpp | 86 CalleeSaves.resize(TRI.getNumRegs()); in getCalleeSaves()
104 SavedRegs.resize(TRI.getNumRegs()); in determineCalleeSaves()
|
| H A D | MachineRegisterInfo.cpp | 48 unsigned NumRegs = getTargetRegisterInfo()->getNumRegs(); in MachineRegisterInfo()
79 if (NewRC->getNumRegs() < MinNumRegs) in constrainRegClass()
270 for (unsigned i = 1, e = getTargetRegisterInfo()->getNumRegs(); i != e; ++i) in verifyUseLists()
524 assert(ReservedRegs.size() == getTargetRegisterInfo()->getNumRegs() && in freezeReservedRegs()
616 assert(Reg && (Reg < TRI->getNumRegs()) && in disableCalleeSavedRegister()
|
| H A D | TargetRegisterInfo.cpp | 86 BitVector Checked(getNumRegs()); in checkAllSuperRegsMarked()
124 else if (Reg < TRI->getNumRegs()) { in printReg()
255 BitVector Allocatable(getNumRegs()); in getAllocatableSet()
486 unsigned N = (getNumRegs()+31) / 32; in regmaskSubsetEqual()
|
| H A D | ExecutionDomainFix.cpp | 420 assert(NumRegs == RC->getNumRegs() && "Bad regclass"); in runOnMachineFunction()
444 AliasMap.resize(TRI->getNumRegs()); in runOnMachineFunction()
445 for (unsigned i = 0, e = RC->getNumRegs(); i != e; ++i) in runOnMachineFunction()
|
| H A D | AggressiveAntiDepBreaker.cpp | 148 State = new AggressiveAntiDepState(TRI->getNumRegs(), BB); in StartBlock()
203 for (unsigned Reg = 1; Reg != TRI->getNumRegs(); ++Reg) { in Observe()
511 BitVector BV(TRI->getNumRegs(), false); in GetRenameRegisters()
772 for (unsigned Reg = 1; Reg < TRI->getNumRegs(); ++Reg) { in BreakAntiDependencies()
779 BitVector RegAliases(TRI->getNumRegs()); in BreakAntiDependencies()
|
| H A D | InterferenceCache.cpp | 43 if (PhysRegEntriesCount == TRI->getNumRegs()) return; in reinitPhysRegEntries()
45 PhysRegEntriesCount = TRI->getNumRegs(); in reinitPhysRegEntries()
|
| H A D | RegisterUsageInfo.cpp | 93 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in print()
|
| H A D | RegUsageInfoPropagate.cpp | 65 ->getNumRegs()) in setRegMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVRegisterInfo.cpp | 25 return BitVector(getNumRegs()); in getReservedRegs()
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCRegisterInfo.cpp | 132 assert(SubReg && SubReg < getNumRegs() && "This is not a register"); in getSubRegIndex()
201 report_fatal_error("unknown codeview register " + (RegNum < getNumRegs() in getCodeViewRegNum()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64Subtarget.cpp | 328 ReserveXRegister(AArch64::GPR64commonRegClass.getNumRegs()), in AArch64Subtarget()
329 ReserveXRegisterForRA(AArch64::GPR64commonRegClass.getNumRegs()), in AArch64Subtarget()
330 CustomCallSavedXRegs(AArch64::GPR64commonRegClass.getNumRegs()), in AArch64Subtarget()
|
| H A D | AArch64RegisterInfo.cpp | 219 for (size_t i = 0; i < AArch64::GPR64commonRegClass.getNumRegs(); ++i) { in UpdateCustomCalleeSavedRegs()
350 unsigned RegMaskSize = MachineOperand::getRegMaskSize(getNumRegs()); in UpdateCustomCallPreservedMask()
353 for (size_t i = 0; i < AArch64::GPR64commonRegClass.getNumRegs(); ++i) { in UpdateCustomCallPreservedMask()
431 BitVector Reserved(getNumRegs()); in getStrictlyReservedRegs()
450 for (size_t i = 0; i < AArch64::GPR32commonRegClass.getNumRegs(); ++i) { in getStrictlyReservedRegs()
499 for (size_t i = 0; i < AArch64::GPR32commonRegClass.getNumRegs(); ++i) { in getReservedRegs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsDelaySlotFiller.cpp | 343 : TRI(TRI), Defs(TRI.getNumRegs(), false), Uses(TRI.getNumRegs(), false) {} in RegDefsUses()
375 BitVector CallerSavedRegs(TRI.getNumRegs(), true); in setCallerSaved()
410 BitVector NewDefs(TRI.getNumRegs()), NewUses(TRI.getNumRegs()); in update()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 62 unsigned getNumRegs() const { return RegsSize; } in getNumRegs() function
67 assert(i < getNumRegs() && "Register number out of range!"); in getRegister()
399 unsigned getNumRegs() const { in getNumRegs() function
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZRegisterInfo.cpp | 259 BitVector Reserved(getNumRegs()); in getReservedRegs()
410 BitVector PhysClobbered(getNumRegs()); in shouldCoalesce()
425 if (PhysClobbered.count() > (NewRC->getNumRegs() - DemandedFreeGR128)) in shouldCoalesce()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXRegisterInfo.cpp | 102 BitVector Reserved(getNumRegs()); in getReservedRegs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600RegisterInfo.cpp | 37 BitVector Reserved(getNumRegs()); in getReservedRegs()
|