Home
last modified time | relevance | path

Searched refs:getMask (Results 1 – 25 of 52) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/
H A DDXILShaderFlags.h43 constexpr uint64_t getMask(int Bit) const { in getMask() function
49 FlagValue |= FlagName ? getMask(DxilModuleBit) : 0ull; in uint64_t()
51 FlagValue |= FlagName ? getMask(DxilModuleBit) : 0ull; in uint64_t()
58 FeatureFlags |= FlagName ? getMask(FeatureBit) : 0ull; in getFeatureFlags()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kCollapseMOVEMPass.cpp86 unsigned getMask() const { return Mask; } in getMask() function in __anon143e10ef0111::MOVEMState
190 .addImm(State.getMask()) in Finish()
197 .addImm(State.getMask()); in Finish()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGenTypes/
H A DLowLevelType.h399 static constexpr uint64_t getMask(const BitFieldInfo FieldInfo) {
410 return maskAndShift(Val, getMask(FieldInfo), FieldInfo[1]);
414 return getMask(FieldInfo) & (RawData >> FieldInfo[1]);
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUAsmUtils.h47 unsigned getMask() const { return Mask << Shift; } in getMask() function
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h1607 ArrayRef<int> getMask() const {
2521 const SDValue &getMask() const {
2586 const SDValue &getMask() const { return getOperand(3); }
2616 const SDValue &getMask() const { return getOperand(4); }
2652 const SDValue &getMask() const { return getOperand(4); }
2689 const SDValue &getMask() const { return getOperand(5); }
2717 const SDValue &getMask() const {
2758 const SDValue &getMask() const { return getOperand(3); }
2795 const SDValue &getMask() const { return getOperand(4); }
2839 const SDValue &getMask() const {
[all …]
H A DTargetRegisterInfo.h1267 const uint32_t *getMask() const { return Mask; } in getMask() function
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp311 return firstCommonClass(RCI.getMask(), A->getSubClassMask(), this); in getMatchingSuperRegClass()
351 firstCommonClass(IA.getMask(), IB.getMask(), this); in getCommonSuperRegClass()
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DSanitizerMetadata.cpp92 NoSanitizeMask |= Attr->getMask(); in reportGlobal()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUArgumentUsageInfo.h79 unsigned getMask() const { in getMask() function
H A DGCNRewritePartialRegUses.cpp194 I->second = RCI.getMask(); in getSuperRegClassMask()
H A DAMDGPUIGroupLP.cpp228 SchedGroupMask getMask() { return SGMask; } in getMask() function in __anon5d856e630111::SchedGroup
668 << (int)Match->getMask() << "and ID " << CandSGID in solveExact()
743 << (int)Match->getMask() << "\n"); in greedyFind()
769 << (int)BestGroup->getMask() << "\n"); in greedyFind()
H A DSIMachineFunctionInfo.cpp637 SA.Mask = Arg.getMask(); in convertArgumentInfo()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVPlan.h2053 VPValue *getMask(unsigned Idx) const { in getMask() function
2116 return new VPInterleaveRecipe(IG, getAddr(), getStoredValues(), getMask(), in clone()
2129 VPValue *getMask() const { in getMask() function
2310 isPredicated() ? getMask() : nullptr); in clone()
2352 VPValue *getMask() { in getMask() function
2384 if (VPValue *Mask = getMask()) in print()
2393 VPValue *getMask() const { in getMask() function
2506 VPValue *getMask() const { in getMask() function
2532 getMask(), Consecutive, Reverse, in clone()
2605 getStoredValue(), getMask(), Consecutive, in clone()
H A DVPlanTransforms.cpp309 auto *BlockInMask = PredRecipe->getMask(); in createReplicateRegion()
997 !match(Blend->getMask(I), m_False())) in simplifyRecipe()
1489 VPValue *NewMask = GetNewMask(MemR->getMask()); in tryAddExplicitVectorLength()
H A DVPlanRecipes.cpp1667 Value *Cond = State.get(getMask(In), Part, OnlyFirstLaneUsed); in execute()
1695 getMask(I)->printAsOperand(O, SlotTracker); in print()
1937 VPValue *BlockInMask = getMask(); in execute()
2144 VPValue *BlockInMask = getMask(); in execute()
2383 VPValue *Mask = getMask(); in print()
/freebsd/contrib/llvm-project/llvm/tools/llvm-readobj/
H A DMachODumper.cpp329 static std::string getMask(uint32_t prot) in getMask() function
938 W.printString("maxprot", getMask(MOSegment.maxprot)); in printMachOSegment()
939 W.printString("initprot", getMask(MOSegment.initprot)); in printMachOSegment()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelperVectorOps.cpp328 ArrayRef<int> Mask = Shuffle->getMask(); in matchExtractVectorElementWithShuffleVector()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp2087 SDValue Mask = LD->getMask(); in SplitVecRes_VP_LOAD()
2172 SDValue Mask = SLD->getMask(); in SplitVecRes_VP_STRIDED_LOAD()
2247 SDValue Mask = MLD->getMask(); in SplitVecRes_MLOAD()
2334 return {MSC->getMask(), MSC->getIndex(), MSC->getScale()}; in SplitVecRes_Gather()
2337 return {VPSC->getMask(), VPSC->getIndex(), VPSC->getScale()}; in SplitVecRes_Gather()
2669 SmallVector<int> OrigMask(N->getMask()); in SplitVecRes_VECTOR_SHUFFLE()
3626 SDValue Mask = N->getMask(); in SplitVecOp_VP_STORE()
3718 SDValue Mask = N->getMask(); in SplitVecOp_VP_STRIDED_STORE()
3780 SDValue Mask = N->getMask(); in SplitVecOp_MSTORE()
3866 return {MSC->getMask(), MS in SplitVecOp_Scatter()
[all...]
H A DDAGCombiner.cpp5907 !SVN0->getMask().equals(SVN1->getMask())) in hoistLogicOpWithSameOpcodeHands()
5920 return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
5933 return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
6992 MLoad->getOffset(), MLoad->getMask(), MLoad->getPassThru(), in visitAND()
7214 SDValue Ops[] = {GN0->getChain(), GN0->getPassThru(), GN0->getMask(), in visitAND()
11895 SDValue Mask = MSC->getMask(); in visitVPSCATTER()
11926 SDValue Mask = MSC->getMask(); in visitMSCATTER()
11958 SDValue Mask = MST->getMask(); in visitMSTORE()
11973 ((Mask == MST1->getMask() && MST->getMemoryVT().getStoreSize() == in visitMSTORE()
12027 auto Mask = TLI.promoteTargetBoolean(DAG, MST->getMask(), in visitMSTORE()
[all …]
H A DSelectionDAG.cpp916 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(N)->getMask(); in AddNodeIDCustom()
2258 SmallVector<int, 8> MaskVec(SV.getMask()); in getCommutedVectorShuffle()
2823 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(V)->getMask(); in isSplatValue()
3253 assert(NumElts == SVN->getMask().size() && "Unexpected vector size"); in computeKnownBits()
3254 if (!getShuffleDemandedElts(NumElts, SVN->getMask(), DemandedElts, in computeKnownBits()
4524 assert(NumElts == SVN->getMask().size() && "Unexpected vector size"); in ComputeNumSignBits()
4525 if (!getShuffleDemandedElts(NumElts, SVN->getMask(), DemandedElts, in ComputeNumSignBits()
5186 if (!getShuffleDemandedElts(DemandedElts.getBitWidth(), SVN->getMask(), in isGuaranteedNotToBeUndefOrPoison()
5343 for (auto [Idx, Elt] : enumerate(SVN->getMask())) in canCreateUndefOrPoison()
9257 LD->getChain(), Base, Offset, LD->getMask(), in getIndexedLoadVP()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAGHVX.cpp2600 std::vector<int> Mask(SN->getMask().begin(), SN->getMask().end()); in selectShuffle()
2780 ArrayRef<int> TopMask = This->getMask(); in ppHvxShuffleOfShuffle()
2783 assert(TopMask.size() == S0->getMask().size() && in ppHvxShuffleOfShuffle()
2784 TopMask.size() == S1->getMask().size()); in ppHvxShuffleOfShuffle()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DDerivedTypes.h89 APInt getMask() const;
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DGenericMachineInstrs.h320 ArrayRef<int> getMask() const { return getOperand(3).getShuffleMask(); } in getMask() function
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp4903 if (!ShuffleVectorInst::isReverseMask(SVN->getMask(), in lowerBitreverseShuffle()
4904 SVN->getMask().size()) || in lowerBitreverseShuffle()
4955 if (!ShuffleVectorInst::isBitRotateMask(SVN->getMask(), EltSizeInBits, 2, in isLegalBitRotate()
5003 ArrayRef<int> Mask = SVN->getMask(); in lowerShuffleViaVRegSplitting()
5101 SDValue Shuffled = DAG.getVectorShuffle(WidenVT, DL, V1, V2, SVN->getMask()); in lowerVECTOR_SHUFFLE()
5199 ArrayRef<int> Mask = SVN->getMask(); in lowerVECTOR_SHUFFLE()
10870 Mask = VPLoad->getMask(); in lowerMaskedLoad()
10875 Mask = MLoad->getMask(); in lowerMaskedLoad()
10936 Mask = VPStore->getMask(); in lowerMaskedStore()
10941 Mask = MStore->getMask(); in lowerMaskedStore()
[all...]
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DType.cpp302 APInt IntegerType::getMask() const { return APInt::getAllOnes(getBitWidth()); } in getMask() function in IntegerType

123