Home
last modified time | relevance | path

Searched refs:gates (Results 1 – 25 of 35) sorted by relevance

12

/freebsd/sys/dev/clk/rockchip/
H A Drk_cru.c186 if (sc->gates[i].name == NULL) in rk_cru_register_gates()
189 def.clkdef.id = sc->gates[i].id; in rk_cru_register_gates()
190 def.clkdef.name = sc->gates[i].name; in rk_cru_register_gates()
191 def.clkdef.parent_names = &sc->gates[i].parent_name; in rk_cru_register_gates()
193 def.offset = sc->gates[i].offset; in rk_cru_register_gates()
194 def.shift = sc->gates[i].shift; in rk_cru_register_gates()
272 if (sc->gates) in rk_cru_attach()
H A Drk3568_pmucru.c228 sc->gates = rk3568_gates; in rk3568_pmucru_attach()
H A Drk_cru.h253 struct rk_cru_gate *gates; member
H A Drk3399_pmucru.c849 sc->gates = rk3399_pmu_gates; in rk3399_pmucru_attach()
H A Drk3288_cru.c895 sc->gates = rk3288_gates; in rk3288_cru_attach()
/freebsd/sys/dev/clk/allwinner/
H A Daw_ccung.c187 if (sc->gates[i].name == NULL) in aw_ccung_register_gates()
191 def.clkdef.name = sc->gates[i].name; in aw_ccung_register_gates()
192 def.clkdef.parent_names = &sc->gates[i].parent_name; in aw_ccung_register_gates()
194 def.offset = sc->gates[i].offset; in aw_ccung_register_gates()
195 def.shift = sc->gates[i].shift; in aw_ccung_register_gates()
324 if (sc->gates) in aw_ccung_attach()
H A Dccu_de2.c176 sc->gates = h3_de2_ccu_gates; in ccu_de2_attach()
184 sc->gates = a64_de2_ccu_gates; in ccu_de2_attach()
H A Dccu_sun8i_r.c191 sc->gates = ccu_sun8i_r_gates; in ccu_sun8i_r_attach()
236 sc->gates = ccu_sun8i_r_gates; in ccu_a83t_r_attach()
H A Daw_ccung.h83 struct aw_ccung_gate *gates; member
H A Dccu_h6_r.c145 sc->gates = ccu_sun50i_h6_r_gates; in ccu_sun50i_h6_r_attach()
H A Dccu_h6.c474 sc->gates = h6_ccu_gates; in ccu_h6_attach()
H A Dccu_a10.c596 sc->gates = a10_ccu_gates; in ccu_a10_attach()
H A Dccu_a13.c543 sc->gates = a13_ccu_gates; in ccu_a13_attach()
H A Dccu_a83t.c759 sc->gates = a83t_ccu_gates; in ccu_a83t_attach()
H A Dccu_h3.c765 sc->gates = h3_ccu_gates; in ccu_h3_attach()
H A Dccu_a64.c814 sc->gates = a64_ccu_gates; in ccu_a64_attach()
/freebsd/sys/contrib/device-tree/Bindings/i2c/
H A Di2c-gate.txt4 there are no competing masters to consider for gates and therefore there is
5 no arbitration happening for gates.
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dst,nomadik.txt7 PLLs and clock gates.
34 HCLK nodes: these represent the clock gates on individual
H A Dalphascale,acc.txt4 clock source, setting dividers and clock gates.
H A Dpistachio-clock.txt103 gates for the external clocks "audio_clk_in" and "enet_clk_in".
/freebsd/sys/contrib/device-tree/Bindings/clock/ti/davinci/
H A Dpll.txt4 to the PLL itself, this controller also contains bypasses, gates, dividers,
H A Dda8xx-cfgchip.txt5 gates. This document describes the bindings for those clocks.
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnvidia,tegra-audio-rt5677.txt33 - nvidia,dmic-clk-en-gpios : The GPIO that gates DMIC clock signal
/freebsd/sys/contrib/device-tree/Bindings/clock/ti/
H A Dgate.txt41 gates the clock and clearing the bit ungates the clock.
/freebsd/sys/contrib/device-tree/src/arm/allwinner/
H A Dsun8i-a23-a33.dtsi761 apb0_gates: apb0-gates-clk {
762 compatible = "allwinner,sun8i-a23-apb0-gates-clk";

12