| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineCombiner.cpp | 230 DefInstr->findRegisterDefOperandIdx(MO.getReg(), /*TRI=*/nullptr); in getDepth()
244 DefInstr->findRegisterDefOperandIdx(MO.getReg(), in getDepth()
287 NewRoot->findRegisterDefOperandIdx(MO.getReg(), /*TRI=*/nullptr), in getLatency()
|
| H A D | EarlyIfConversion.cpp | 609 int TIdx = TDef->findRegisterDefOperandIdx(TReg, /*TRI=*/nullptr); in hasSameValue()
610 int FIdx = FDef->findRegisterDefOperandIdx(FReg, /*TRI=*/nullptr); in hasSameValue()
|
| H A D | AggressiveAntiDepBreaker.cpp | 686 int Idx = UseMI->findRegisterDefOperandIdx(NewReg, TRI, false, true); in FindSuitableFreeRegisters()
|
| H A D | ModuloSchedule.cpp | 1702 assert(Def->findRegisterDefOperandIdx(MI.getOperand(1).getReg(), in moveStageBetweenBlocks()
1929 unsigned OpIdx = MI->findRegisterDefOperandIdx(Reg, /*TRI=*/nullptr); in getEquivalentRegisterIn()
|
| H A D | TwoAddressInstructionPass.cpp | 1432 NewMIs[1]->findRegisterDefOperandIdx(regA, /*TRI=*/nullptr); in tryInstructionTransform()
|
| H A D | MachineInstr.cpp | 1130 int MachineInstr::findRegisterDefOperandIdx(Register Reg, in findRegisterDefOperandIdx() function in MachineInstr
|
| H A D | RegisterCoalescer.cpp | 865 int DefIdx = DefMI->findRegisterDefOperandIdx(IntA.reg(), /*TRI=*/nullptr); in removeCopyByCommutingDef()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstr.h | 1515 return findRegisterDefOperandIdx(Reg, TRI, false, false) != -1;
1522 return findRegisterDefOperandIdx(Reg, TRI, false, true) != -1;
1529 return findRegisterDefOperandIdx(Reg, TRI, true, false) != -1;
1565 LLVM_ABI int findRegisterDefOperandIdx(Register Reg,
1576 int Idx = findRegisterDefOperandIdx(Reg, TRI, isDead, Overlap);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostSelectOptimize.cpp | 267 II.findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr); in optimizeNZCVDefs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVOptWInstrs.cpp | 443 int OpNo = MI->findRegisterDefOperandIdx(Reg, /*TRI=*/nullptr); in isSignExtendedW()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchOptWInstrs.cpp | 535 int OpNo = MI->findRegisterDefOperandIdx(Reg, /*TRI=*/nullptr); in isSignExtendedW()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FrameLowering.cpp | 4473 MI.findRegisterDefOperandIdx(FP, TRI, false, true) != -1) in isFPBPAccess()
4478 MI.findRegisterDefOperandIdx(BP, TRI, false, true) != -1) in isFPBPAccess()
4615 if (FPLive && MI->findRegisterDefOperandIdx(FP, TRI, false, true) != -1) in spillFPBP()
4619 if (BPLive && MI->findRegisterDefOperandIdx(BP, TRI, false, true) != -1) in spillFPBP()
|
| H A D | X86InstrInfo.cpp | 5651 Inst.first->findRegisterDefOperandIdx(X86::EFLAGS, /*TRI=*/nullptr)); in optimizeCompareInstr()
5885 UseMI.findRegisterDefOperandIdx(X86::EFLAGS, /*TRI=*/nullptr)); in foldImmediateImpl()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 708 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, in canFoldIntoCSel()
737 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, in canFoldIntoCSel()
1665 CmpInstr.findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, true); in optimizeCompareInstr()
1992 if (MI.findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, true) != -1) in canCmpInstrBeRemoved()
6617 MI->findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, true) == -1) in canCombine()
6756 Root.findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, true); in getMaddPatterns()
7378 Root.findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, true) == in getMiscPatterns()
8856 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, /*TRI=*/nullptr, in optimizeCondBranch()
10069 MI.findRegisterDefOperandIdx(getXRegFromWReg(MI.getOperand(0).getReg()), in isCopyInstrImpl()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizationArtifactCombiner.h | 929 Unmerge->findRegisterDefOperandIdx(Def, /*TRI=*/nullptr); in findUnmergeThatDefinesReg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600InstrInfo.cpp | 210 return MI.findRegisterDefOperandIdx(R600::AR_X, &RI, false, false) != -1; in definesAddressRegister()
|
| H A D | SIInstrInfo.cpp | 7663 int SCCIdx = Inst.findRegisterDefOperandIdx(AMDGPU::SCC, /*TRI=*/nullptr); in moveToVALUImpl()
7703 int SCCIdx = Inst.findRegisterDefOperandIdx(AMDGPU::SCC, /*TRI=*/nullptr); in moveToVALUImpl()
8071 if (CandI.findRegisterDefOperandIdx(AMDGPU::SCC, &RI, false, false) != in lowerSelect()
8898 if (MI.findRegisterDefOperandIdx(AMDGPU::SCC, &RI, false, false) != -1) in addSCCDefUsersToVALUWorklist()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMLowOverheadLoops.cpp | 92 return MI->findRegisterDefOperandIdx(ARM::VPR, /*TRI=*/nullptr) != -1; in isVectorPredicate()
|
| H A D | ARMBaseInstrInfo.cpp | 1579 int ImpDefIdx = MI.findRegisterDefOperandIdx(DstRegD, /*TRI=*/nullptr); in expandPostRAPseudo()
3984 Idx = II->findRegisterDefOperandIdx(Reg, TRI, false, true); in getBundledDefMI()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 2895 return I1->findRegisterDefOperandIdx(InstAndDef1->Reg, /*TRI=*/nullptr) == in matchEqualDefs()
2896 I2->findRegisterDefOperandIdx(InstAndDef2->Reg, /*TRI=*/nullptr); in matchEqualDefs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 4342 int Idx = DefMI.findRegisterDefOperandIdx(SR, &HRI, false, false); in getOperandLatency()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Testing/Demangle/ |
| H A D | DemangleTestCases.inc | 17074 …OperandIdxEjbbPKNS_18TargetRegisterInfoE", "llvm::MachineInstr::findRegisterDefOperandIdx(unsigned…
|