/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/ |
H A D | MipsDisassembler.cpp | 580 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID, in DecodeDAHIDATIMMR6() 582 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID, in DecodeDAHIDATIMMR6() 594 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID, in DecodeDAHIDATI() 596 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID, in DecodeDAHIDATI() 632 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodeAddiGroupBranch() 635 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodeAddiGroupBranch() 652 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodePOP35GroupBranchMMR6() 654 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodePOP35GroupBranchMMR6() 659 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodePOP35GroupBranchMMR6() 661 MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR32RegClassID, in DecodePOP35GroupBranchMMR6() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/Disassembler/ |
H A D | CSKYDisassembler.cpp | 114 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[RegNo])); in DecodeGPRRegisterClass() 124 Inst.addOperand(MCOperand::createReg(FPR32DecoderTable[RegNo])); in DecodeFPR32RegisterClass() 134 Inst.addOperand(MCOperand::createReg(FPR32DecoderTable[RegNo])); in DecodesFPR32RegisterClass() 144 Inst.addOperand(MCOperand::createReg(FPR64DecoderTable[RegNo])); in DecodesFPR64RegisterClass() 154 Inst.addOperand(MCOperand::createReg(FPR64DecoderTable[RegNo])); in DecodesFPR64_VRegisterClass() 164 Inst.addOperand(MCOperand::createReg(FPR64DecoderTable[RegNo])); in DecodeFPR64RegisterClass() 176 Inst.addOperand(MCOperand::createReg(FPR128DecoderTable[RegNo])); in DecodesFPR128RegisterClass() 186 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[RegNo])); in DecodesGPRRegisterClass() 196 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[RegNo])); in DecodemGPRRegisterClass() 208 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[RegNo])); in DecodeGPRSPRegisterClass() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/Disassembler/ |
H A D | LoongArchDisassembler.cpp | 63 Inst.addOperand(MCOperand::createReg(LoongArch::R0 + RegNo)); in DecodeGPRRegisterClass() 72 Inst.addOperand(MCOperand::createReg(LoongArch::F0 + RegNo)); in DecodeFPR32RegisterClass() 81 Inst.addOperand(MCOperand::createReg(LoongArch::F0_64 + RegNo)); in DecodeFPR64RegisterClass() 90 Inst.addOperand(MCOperand::createReg(LoongArch::FCC0 + RegNo)); in DecodeCFRRegisterClass() 99 Inst.addOperand(MCOperand::createReg(LoongArch::FCSR0 + RegNo)); in DecodeFCSRRegisterClass() 108 Inst.addOperand(MCOperand::createReg(LoongArch::VR0 + RegNo)); in DecodeLSX128RegisterClass() 117 Inst.addOperand(MCOperand::createReg(LoongArch::XR0 + RegNo)); in DecodeLASX256RegisterClass() 126 Inst.addOperand(MCOperand::createReg(LoongArch::SCR0 + RegNo)); in DecodeSCRRegisterClass()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/Disassembler/ |
H A D | AVRDisassembler.cpp | 77 Inst.addOperand(MCOperand::createReg(Register)); in DecodeGPR8RegisterClass() 88 Inst.addOperand(MCOperand::createReg(Register)); in DecodeLD8RegisterClass() 199 Inst.addOperand(MCOperand::createReg(AVR::R31R30)); in decodeFLPMX() 271 MCOperand::createReg((Insn & 0x40) ? AVR::R29R28 : AVR::R31R30)); in decodeMemri() 343 Inst.addOperand(MCOperand::createReg(RegVal)); in decodeLoadStore() 344 Inst.addOperand(MCOperand::createReg(RegBase)); in decodeLoadStore() 348 Inst.addOperand(MCOperand::createReg(RegBase)); in decodeLoadStore() 350 Inst.addOperand(MCOperand::createReg(RegVal)); in decodeLoadStore() 396 Inst.addOperand(MCOperand::createReg(RegBase)); in decodeLoadStore() 397 Inst.addOperand(MCOperand::createReg(RegVal)); in decodeLoadStore() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/Disassembler/ |
H A D | RISCVDisassembler.cpp | 80 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass() 91 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRX1X5RegisterClass() 102 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR16RegisterClass() 113 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR32RegisterClass() 124 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR32CRegisterClass() 135 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR64RegisterClass() 146 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR64CRegisterClass() 177 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRCRegisterClass() 188 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRPairRegisterClass() 199 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeSR07RegisterClass() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
H A D | SPIRVMCInstLower.cpp | 44 MCOp = MCOperand::createReg(FuncReg); in lower() 48 MCOp = MCOperand::createReg(MAI->getOrCreateMBBRegister(*MO.getMBB())); in lower() 52 MCOp = MCOperand::createReg(NewReg.isValid() ? NewReg : MO.getReg()); in lower() 58 MCOp = MCOperand::createReg(Reg); in lower()
|
H A D | SPIRVAsmPrinter.cpp | 159 LabelInst.addOperand(MCOperand::createReg(MAI->getOrCreateMBBRegister(MBB))); in emitOpLabel() 292 Inst.addOperand(MCOperand::createReg(Reg)); in outputOpExtInstImports() 338 TmpInst.addOperand(MCOperand::createReg(Reg)); in outputEntryPoints() 420 Inst.addOperand(MCOperand::createReg(FuncReg)); in addOpsFromMDNode() 431 Inst.addOperand(MCOperand::createReg(Reg)); in outputExecutionModeFromMDNode() 450 Inst.addOperand(MCOperand::createReg(Reg)); in outputExecutionModeFromNumthreadsAttribute() 499 Inst.addOperand(MCOperand::createReg(FReg)); in outputExecutionMode() 510 Inst.addOperand(MCOperand::createReg(FReg)); in outputExecutionMode() 551 Inst.addOperand(MCOperand::createReg(Reg)); in outputAnnotations()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstrInfo.cpp | 41 NopInst.addOperand(MCOperand::createReg(0)); in getNop() 44 NopInst.addOperand(MCOperand::createReg(ARM::R0)); in getNop() 45 NopInst.addOperand(MCOperand::createReg(ARM::R0)); in getNop() 47 NopInst.addOperand(MCOperand::createReg(0)); in getNop() 48 NopInst.addOperand(MCOperand::createReg(0)); in getNop()
|
H A D | ARMAsmPrinter.cpp | 1587 TmpInst.addOperand(MCOperand::createReg(MI->getOperand(0).getReg())); in emitInstruction() 1608 TmpInst.addOperand(MCOperand::createReg(0)); in emitInstruction() 1610 TmpInst.addOperand(MCOperand::createReg(0)); in emitInstruction() 1619 TmpInst.addOperand(MCOperand::createReg(MI->getOperand(0).getReg())); in emitInstruction() 1620 TmpInst.addOperand(MCOperand::createReg(MI->getOperand(1).getReg())); in emitInstruction() 1640 TmpInst.addOperand(MCOperand::createReg(0)); in emitInstruction() 1642 TmpInst.addOperand(MCOperand::createReg(0)); in emitInstruction() 1945 TmpInst.addOperand(MCOperand::createReg(ARM::PC)); in emitInstruction() 1946 TmpInst.addOperand(MCOperand::createReg(MI->getOperand(0).getReg())); in emitInstruction() 1949 TmpInst.addOperand(MCOperand::createReg(0)); in emitInstruction() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsTargetStreamer.cpp | 179 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitR() 188 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRX() 201 emitRX(Opcode, Reg0, MCOperand::createReg(Reg1), IDLoc, STI); in emitRR() 219 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRRX() 220 TmpInst.addOperand(MCOperand::createReg(Reg1)); in emitRRX() 229 emitRRX(Opcode, Reg0, Reg1, MCOperand::createReg(Reg2), IDLoc, STI); in emitRRR() 237 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRRRX() 238 TmpInst.addOperand(MCOperand::createReg(Reg1)); in emitRRRX() 239 TmpInst.addOperand(MCOperand::createReg(Reg2)); in emitRRRX() 257 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRRIII() [all …]
|
H A D | MipsNaClELFStreamer.cpp | 105 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask() 106 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask() 107 MaskInst.addOperand(MCOperand::createReg(MaskReg)); in emitMask()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/Disassembler/ |
H A D | SparcDisassembler.cpp | 147 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeIntRegsRegisterClass() 171 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPRegsRegisterClass() 181 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeDFPRegsRegisterClass() 194 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeQFPRegsRegisterClass() 204 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeCoprocRegsRegisterClass() 213 Inst.addOperand(MCOperand::createReg(FCCRegDecoderTable[RegNo])); in DecodeFCCRegsRegisterClass() 222 Inst.addOperand(MCOperand::createReg(ASRRegDecoderTable[RegNo])); in DecodeASRRegsRegisterClass() 231 Inst.addOperand(MCOperand::createReg(PRRegDecoderTable[RegNo])); in DecodePRRegsRegisterClass() 247 Inst.addOperand(MCOperand::createReg(RegisterPair)); in DecodeIntPairRegisterClass() 258 Inst.addOperand(MCOperand::createReg(RegisterPai in DecodeCoprocPairRegisterClass() [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
H A D | X86Disassembler.cpp | 1925 mcInst.addOperand(MCOperand::createReg(llvmRegnum)); in translateRegister() 1953 MCOperand baseReg = MCOperand::createReg(baseRegNo); in translateSrcIndex() 1957 segmentReg = MCOperand::createReg(segmentRegnums[insn.segmentOverride]); in translateSrcIndex() 1978 MCOperand baseReg = MCOperand::createReg(baseRegNo); in translateDstIndex() 2063 mcInst.addOperand(MCOperand::createReg(X86::XMM0 + (immediate >> 4))); in translateImmediate() 2066 mcInst.addOperand(MCOperand::createReg(X86::YMM0 + (immediate >> 4))); in translateImmediate() 2069 mcInst.addOperand(MCOperand::createReg(X86::ZMM0 + (immediate >> 4))); in translateImmediate() 2083 segmentReg = MCOperand::createReg(segmentRegnums[insn.segmentOverride]); in translateImmediate() 2116 mcInst.addOperand(MCOperand::createReg(X86::x)); break; in translateRMRegister() 2163 baseReg = MCOperand::createReg(X86::x); break; in translateRMMemory() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 2536 Inst.addOperand(MCOperand::createReg(RegNum)); in addCondCodeOperands() 2543 Inst.addOperand(MCOperand::createReg(RegNum)); in addVPTPredNOperands() 2544 Inst.addOperand(MCOperand::createReg(0)); in addVPTPredNOperands() 2561 Inst.addOperand(MCOperand::createReg(RegNum)); in addVPTPredROperands() 2596 Inst.addOperand(MCOperand::createReg(getReg())); in addCCOutOperands() 2601 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands() 2608 Inst.addOperand(MCOperand::createReg(RegShiftedReg.SrcReg)); in addRegShiftedRegOperands() 2609 Inst.addOperand(MCOperand::createReg(RegShiftedReg.ShiftReg)); in addRegShiftedRegOperands() 2618 Inst.addOperand(MCOperand::createReg(RegShiftedImm.SrcReg)); in addRegShiftedImmOperands() 2635 Inst.addOperand(MCOperand::createReg(Reg)); in addRegListOperands() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEAsmPrinter.cpp | 188 MCOperand MCRegOP = MCOperand::createReg(MO.getReg()); in lowerGETGOTAndEmitMCInsts() 205 MCOperand RegGOT = MCOperand::createReg(VE::SX15); // GOT in lowerGETGOTAndEmitMCInsts() 206 MCOperand RegPLT = MCOperand::createReg(VE::SX16); // PLT in lowerGETGOTAndEmitMCInsts() 227 MCOperand MCRegOP = MCOperand::createReg(MO.getReg()); in lowerGETFunPLTAndEmitMCInsts() 254 MCOperand RegPLT = MCOperand::createReg(VE::SX16); // PLT in lowerGETFunPLTAndEmitMCInsts() 295 MCOperand RegLR = MCOperand::createReg(VE::SX10); // LR in lowerGETTLSAddrAndEmitMCInsts() 296 MCOperand RegS0 = MCOperand::createReg(VE::SX0); // S0 in lowerGETTLSAddrAndEmitMCInsts() 297 MCOperand RegS12 = MCOperand::createReg(VE::SX12); // S12 in lowerGETTLSAddrAndEmitMCInsts()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/Disassembler/ |
H A D | LanaiDisassembler.cpp | 170 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass() 180 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRiMemoryValue() 193 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRrMemoryValue() 195 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRrMemoryValue() 206 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeSplsValue()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86Operand.h | 571 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands() 579 Inst.addOperand(MCOperand::createReg(RegNo)); in addGR32orGR64Operands() 588 Inst.addOperand(MCOperand::createReg(RegNo)); in addGR16orGR32orGR64Operands() 622 Inst.addOperand(MCOperand::createReg(Reg)); in addMaskPairOperands() 628 Inst.addOperand(MCOperand::createReg(getMemBaseReg())); in addMemOperands() 630 Inst.addOperand(MCOperand::createReg(getMemDefaultBaseReg())); in addMemOperands() 632 Inst.addOperand(MCOperand::createReg(getMemIndexReg())); in addMemOperands() 634 Inst.addOperand(MCOperand::createReg(getMemSegReg())); in addMemOperands() 648 Inst.addOperand(MCOperand::createReg(getMemBaseReg())); in addSrcIdxOperands() 649 Inst.addOperand(MCOperand::createReg(getMemSegReg())); in addSrcIdxOperands() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64AsmPrinter.cpp | 1649 CallTargetMCOp = MCOperand::createReg(CallTarget.getReg()); in LowerSTATEPOINT() 1689 MI.addOperand(MCOperand::createReg(DefRegister)); in LowerFAULTING_OP() 1716 MOVI.addOperand(MCOperand::createReg(DestReg)); in emitFMov0() 1727 FMov.addOperand(MCOperand::createReg(DestReg)); in emitFMov0() 1728 FMov.addOperand(MCOperand::createReg(AArch64::WZR)); in emitFMov0() 1732 FMov.addOperand(MCOperand::createReg(DestReg)); in emitFMov0() 1733 FMov.addOperand(MCOperand::createReg(AArch64::WZR)); in emitFMov0() 1737 FMov.addOperand(MCOperand::createReg(DestReg)); in emitFMov0() 1738 FMov.addOperand(MCOperand::createReg(AArch64::XZR)); in emitFMov0() 1878 AUTInst.addOperand(MCOperand::createReg(AArch64::X16)); in emitPtrauthAuthResign() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/Disassembler/ |
H A D | BPFDisassembler.cpp | 107 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass() 122 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPR32RegisterClass() 133 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeMemoryOpValue() 214 Instr.addOperand(MCOperand::createReg(BPF::R6)); in getInstruction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/AsmParser/ |
H A D | PPCAsmParser.cpp | 464 Inst.addOperand(MCOperand::createReg(RRegs[getRegNum()])); in addRegGPRCOperands() 469 Inst.addOperand(MCOperand::createReg(RRegsNoR0[getRegNum()])); in addRegGPRCNoR0Operands() 474 Inst.addOperand(MCOperand::createReg(XRegs[getRegNum()])); in addRegG8RCOperands() 479 Inst.addOperand(MCOperand::createReg(XRegsNoX0[getRegNum()])); in addRegG8RCNoX0Operands() 484 Inst.addOperand(MCOperand::createReg(XRegs[getG8pReg()])); in addRegG8pRCOperands() 503 Inst.addOperand(MCOperand::createReg(FRegs[getRegNum()])); in addRegF4RCOperands() 508 Inst.addOperand(MCOperand::createReg(FRegs[getRegNum()])); in addRegF8RCOperands() 513 Inst.addOperand(MCOperand::createReg(FpRegs[getFpReg()])); in addRegFpRCOperands() 518 Inst.addOperand(MCOperand::createReg(VFRegs[getRegNum()])); in addRegVFRCOperands() 523 Inst.addOperand(MCOperand::createReg(VRegs[getRegNum()])); in addRegVRRCOperands() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 897 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit() 902 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit() 995 MI.insert(CCI, MCOperand::createReg(0)); in AddThumbPredicate() 997 MI.insert(CCI, MCOperand::createReg(ARM::CPSR)); in AddThumbPredicate() 1013 VCCI = MI.insert(VCCI, MCOperand::createReg(0)); in AddThumbPredicate() 1015 VCCI = MI.insert(VCCI, MCOperand::createReg(ARM::P0)); in AddThumbPredicate() 1017 VCCI = MI.insert(VCCI, MCOperand::createReg(0)); in AddThumbPredicate() 1303 Inst.addOperand(MCOperand::createReg(Register)); in DecodeGPRRegisterClass() 1317 Inst.addOperand(MCOperand::createReg(Register)); in DecodeCLRMGPRRegisterClass() 1354 Inst.addOperand(MCOperand::createReg(ARM::APSR_NZCV)); in DecodeGPRwithAPSRRegisterClass() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/AsmParser/ |
H A D | M68kAsmParser.cpp | 324 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands() 432 Inst.addOperand(MCOperand::createReg(MemOp.OuterReg)); in addARIOperands() 442 Inst.addOperand(MCOperand::createReg(MemOp.OuterReg)); in addARIDOperands() 453 Inst.addOperand(MCOperand::createReg(MemOp.OuterReg)); in addARIIOperands() 454 Inst.addOperand(MCOperand::createReg(MemOp.InnerReg)); in addARIIOperands() 463 Inst.addOperand(MCOperand::createReg(MemOp.OuterReg)); in addARIPDOperands() 472 Inst.addOperand(MCOperand::createReg(MemOp.OuterReg)); in addARIPIOperands() 492 Inst.addOperand(MCOperand::createReg(MemOp.InnerReg)); in addPCIOperands()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/Disassembler/ |
H A D | VEDisassembler.cpp | 133 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeI32RegisterClass() 143 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeI64RegisterClass() 153 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeF32RegisterClass() 163 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeF128RegisterClass() 177 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeV64RegisterClass() 187 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeVMRegisterClass() 197 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeVM512RegisterClass() 209 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeMISCRegisterClass()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
H A D | SystemZAsmParser.cpp | 174 createReg(RegisterKind Kind, unsigned Num, SMLoc StartLoc, SMLoc EndLoc) { in createReg() function in __anonde0c959e0111::SystemZOperand 302 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands() 311 Inst.addOperand(MCOperand::createReg(Mem.Base)); in addBDAddrOperands() 317 Inst.addOperand(MCOperand::createReg(Mem.Base)); in addBDXAddrOperands() 319 Inst.addOperand(MCOperand::createReg(Mem.Index)); in addBDXAddrOperands() 324 Inst.addOperand(MCOperand::createReg(Mem.Base)); in addBDLAddrOperands() 331 Inst.addOperand(MCOperand::createReg(Mem.Base)); in addBDRAddrOperands() 333 Inst.addOperand(MCOperand::createReg(Mem.Length.Reg)); in addBDRAddrOperands() 338 Inst.addOperand(MCOperand::createReg(Mem.Base)); in addBDVAddrOperands() 340 Inst.addOperand(MCOperand::createReg(Mem.Index)); in addBDVAddrOperands() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/AsmParser/ |
H A D | BPFAsmParser.cpp | 193 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands() 209 static std::unique_ptr<BPFOperand> createReg(unsigned RegNo, SMLoc S, in createReg() function 456 Operands.push_back(BPFOperand::createReg(RegNo, S, E)); in parseRegister() 495 Operands.push_back(BPFOperand::createReg(RegNo, NameLoc, E)); in ParseInstruction()
|