Home
last modified time | relevance | path

Searched refs:buildBitcast (Results 1 – 9 of 9) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUPreLegalizerCombiner.cpp199 auto Bitcast = B.buildBitcast({S32}, CvtPk); in applyClampI64ToI16()
H A DAMDGPULegalizerInfo.cpp613 auto Scalar = B.buildBitcast(ScalarTy, BitcastReg); in castBufferRsrcFromV4I32()
641 return B.buildBitcast(VectorTy, Scalar).getReg(0); in castBufferRsrcToV4I32()
3852 B.buildBitcast(Dst, Merge); in legalizeBuildVector()
5739 Reg = B.buildBitcast(S32, Reg).getReg(0); in handleD16VData()
5753 return B.buildBitcast(LLT::fixed_vector(3, S32), Reg).getReg(0); in handleD16VData()
5758 Reg = B.buildBitcast(LLT::fixed_vector(2, S32), Reg).getReg(0); in handleD16VData()
6246 AddrReg = B.buildBitcast(V2S16, AddrReg).getReg(0); in packImage16bitOpsToDwords()
6647 B.buildBitcast(DstReg, ResultRegs[0]); in legalizeImageIntrinsic()
6661 Reg = B.buildBitcast(V2S16, Reg).getReg(0); in legalizeImageIntrinsic()
7001 {B.buildBitcast( in legalizeBVHIntrinsic()
[all …]
H A DAMDGPURegisterBankInfo.cpp1723 auto Bitcast = B.buildBitcast(S32, Src); in unpackV2S16ToS32()
2099 B.buildBitcast(MI.getOperand(0).getReg(), Vec); in foldInsertEltToCmpSelect()
2863 auto CastSrc = B.buildBitcast(Vec32, SrcReg); in applyMappingImpl()
2978 auto CastSrc = B.buildBitcast(Vec32, SrcReg); in applyMappingImpl()
3013 B.buildBitcast(DstReg, InsHi); in applyMappingImpl()
3030 B.buildBitcast(DstReg, InsHi); in applyMappingImpl()
H A DAMDGPUCallLowering.cpp83 ExtReg = MIRBuilder.buildBitcast(S32, ExtReg).getReg(0); in assignValueToReg()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp387 B.buildBitcast(OrigRegs[0], Regs[0]); in buildCopyFromRegs()
450 CastRegs[0] = B.buildBitcast(NewTy, Regs[0]).getReg(0); in buildCopyFromRegs()
464 CastRegs[I++] = B.buildBitcast(GCDTy, SrcReg).getReg(0); in buildCopyFromRegs()
H A DLegalizerHelper.cpp1779 return MIRBuilder.buildBitcast(NewTy, NewVal).getReg(0); in coerceToScalar()
1833 Op.setReg(MIRBuilder.buildBitcast(CastTy, Op).getReg(0)); in bitcastSrc()
1840 MIRBuilder.buildBitcast(MO, CastDst); in bitcastDst()
3177 SrcReg = MIRBuilder.buildBitcast(DstCastTy, SrcReg).getReg(0); in lowerBitcast()
3238 Register CastVec = MIRBuilder.buildBitcast(CastTy, SrcVec).getReg(0); in bitcastExtractVectorElt()
3274 MIRBuilder.buildBitcast(Dst, NewVec); in bitcastExtractVectorElt()
3379 Register CastVec = MIRBuilder.buildBitcast(CastTy, SrcVec).getReg(0); in bitcastInsertVectorElt()
3413 MIRBuilder.buildBitcast(Dst, InsertedElt); in bitcastInsertVectorElt()
3456 MIRBuilder.buildBitcast(SrcScalTy, ConcatMI->getSourceReg(i)) in bitcastConcatVector()
3463 MIRBuilder.buildBitcast(DstReg, BuildReg); in bitcastConcatVector()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVPreLegalizer.cpp183 MIB.buildBitcast(MI.getOperand(0).getReg(), MI.getOperand(2).getReg()); in insertBitcasts()
203 MIB.buildBitcast(Def, Source); in insertBitcasts()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1812 auto Bitcast = MIRBuilder.buildBitcast(NewTy, ValReg); in legalizeLoadStore()
1816 MIRBuilder.buildBitcast(ValReg, NewLoad); in legalizeLoadStore()
1941 Val = MIRBuilder.buildBitcast(VTy, Val).getReg(0); in legalizeCTPOP()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DMachineIRBuilder.h712 MachineInstrBuilder buildBitcast(const DstOp &Dst, const SrcOp &Src) { in buildBitcast() function